Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Spring 2017 Y. N. Patt, Instructor Chirag Sakhuja, Sarbartha Banerjee, Jonathan Dahm, Arjun Teh, TAs Exam 1 March 1, 2017

Name:

Problem 1 (25 points):
Problem 2 (10 points):
Problem 3 (15 points):
Problem 4 (25 points):
Problem 5 (25 points):
Total (100 points):

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

Please sign the following. I have not given nor received any unauthorized help on this exam.

Signature:

GOOD LUCK!

Problem 1 (25 points): Answer any five of the six. Draw a line through the one you do not want graded.

Part a (5 points): A load-store ISA does not allow what?

Part b (5 points): Unaligned accesses. Part of the ISA or part of the microarchitecture? Explain.

Part c (5 points): Interleaving. Part of the ISA or part of the microarchitecture? Explain.

Part d (5 points): J.E.Smith's branch predictor introduced the use of saturating 2-bit counters. What does the word "saturating" mean in this context, and why is it necessary?

Part e (5 points): McFarling modified my GAs predictor, creating g-share. What was his purpose for doing so?

Part f (5 points): Do processes having higher priority get increased privilege? If yes, explain why. If no, explain why not.

Problem 2 (10 points): An Aggie hates the LC-3b, so he cuts the 16 wires labeled A and B on the data path, and grounds the wire labeled C in the microsequencer so the LC-3b can not function properly. (The data path, showing wires A and B is shown on the next page.)

Part a (2 points): If the 16 wires A are cut, which instruction(s) are impossible to function? Explain.



Part b (4 points): If the 16 wires B are cut, which instruction(s) are impossible to function? Explain. Instruction(s) Explanation

Part c (4 points): If wire C is grounded, which instruction(s) are impossible to function? Explain. Instruction(s) Explanation

- 6					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					
- 1					





Problem 3 (15 points): In this problem we add an SAg 2-level branch predictor to the LC-3b. Recall that the S means the branches are partitioned into sets, where all branches in a set share the same BHR. In our case, we have 8 sets, and therefore 8 BHRs. Bits 13, 10, and 7 of a branch's address determine which set a branch belongs to. For example, a branch at address x9E84 uses BHR 3 because bit 13 is 0, and 7 are 1.

The current state of the BHRs are shown below. The direction (taken = 1, not taken = 0) of the most recent branch is the right-most bit of its respective BHR.



Part a (5 points): The PC contains x360E, and the instruction fetched is a branch. Does the branch predictor predict taken or not taken? On what information is your answer based? Please be specific.

Part b (5 points): The branch at x360E is taken. Compute the new BHRs and PHT in the figure above after this branch completes execution. It is only necessary to show the "after" entries that have changed.

PROBLEM CONTINUTED ON NEXT PAGE

Name:__

Part c (5 points): Execution of the program results in four more branches (for a total of five) being executed. They are at locations xCC48, xD028, x4842, and x6974. Each of the five branches retires before the next branch is fetched. The table below shows the prediction and direction for each of these five branches. Your job: complete the table below. Do not make any changes to the figures on the previous page.

Branch at address	Prediction	Actual
x360E	(Answer in part a)	Taken
xCC48		Taken
xD028		Taken
x4842		Not Taken
x6974		Not Taken

Problem 4 (25 points): An out-of-order processor executes its instructions according to the Tomasulo algorithm. The ISA specifies 8 registers, R0 to R7. The microarchitecture contains one pipelined adder and one pipelined multiplier. Pipelining allows an add (or multiply) instruction to initiate execution each clock cycle.

- Fetch and Decode take one cycle each.
- ADD execution takes 3 cycles
- MUL execution takes 5 cycles.
- For ADD and MUL, if two instructions are ready to dispatch to the same functional unit in the same cycle, the older instruction is dispatched and the younger instruction waits.
- For ADD and MUL, one cycle is needed to write the result to a destination register. Only one result can be written in a single clock cycle. If two instructions want to write results in the same clock cycle, the older instruction writes, and the younger is stored in a buffer and is available for writing in the following cycle.
- Data forwarding is not implemented.

The adder and multiplier each have 3-entry reservation stations. Note: if an instruction is of the form ADD Rx, Ry, Rz or MUL Rx, Ry, Rz, and Ry contains valid data 74 and Rz contains valid data 27, the reservation station entry has the form:

V	TAG	VALUI	ΞV	TAG	VALUE
1		74	1		27

The reservation stations are initially empty and are filled from top to bottom. Each instruction remains in the reservation station until the end of the cycle in which it writes its result to a register.

The table below contains a program of seven instructions that are executed.

I1	ADD			
I2				R4
13				
I4				R3
15				
I 6			R2	
17	ADD	R5		

PROBLEM CONTINUTED ON NEXT PAGE

Three snapshots of the machine are shown: (a) before execution, (b) after clock cycle 5, and (c) after clock cycle 9. Note that some information in the program (shown on the previous page), in the register file, and in the reservation stations are missing.

	V	TAG	VALUE
R0	1	—	0
R1	1	_	1
R2	1		2
R3	1		3
R4	1		4
R5	1		5
R6	1	_	6
R7	1		7

	V	TAG	VALUE
R 0	1	—	0
R1	1	_	1
R2	0	δ	_
R3	0		_
R4	1	—	4
R5	0		_
R6	1	_	6
R7	0	β	

	V	TAG	VALUE
R0	1	—	0
R1	0	γ	—
R2	1	_	4
R3	1	_	3
R4	1		4
R5	0		
R6	0		
R7	0	β	

(a) Beginning

(b) After cycle 5

(c) After cycle 9

δ

σ

ø



(b) After cycle 5



(c) After cycle 9

Part a (20 points): Your job: Fill in the missing information in the program (shown on the previous page), and in the bolded boxes in the register file and reservation stations at each of the snapshots.

Part b (5 points): The figure below shows, for each clock cycle, which phase of the instruction cycle each of the seven instructions are in. Complete the figure. We have provided 20 clock cycles. Only use what you need.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
I1	F	D																		
I2		F	D																	
I3			F	D																
I4				F	D															
I5					F	D														
I6						F	D													
I7							F	D												

Problem 5 (25 points): Suppose we have a 4-way interleaved DRAM memory, with bits[2:1] designating the bank. All address bits are as shown. Note, the question marks below; in part b, you are going to have to determine how many row bits and how many column bits.



Recall that a single memory bank has the following form:



A row access takes 13 cycles, and a subsequent column access takes 3 cycles.

We store sequentially in this memory, starting at location x8000, an array of 64 English words, each containing 7 letters. Each word is stored in 8 consecutive locations, one location each for the corresponding ASCII code, and one location for a null terminator (x00). For example the word "Compute" would be stored as:

x43
x6F
x6D
x70
x75
x74
x65
x00

PROBLEM CONTINUTED ON NEXT PAGE

Part a (6 points): Suppose we were to load the contents of location x8000. After the load completes, A, B, C, and D are bytes of data in the row buffer. What are the addresses of the locations containing those bytes of data?



Part b (19 points): We wish to determine how many of the 64 English words end in the letter 'e' with a minimum number of memory accesses.

Part b1 (7 points): If we end up having to load 8 rows into the row buffer, how many bits must have been used to specify the row, and how many bits must have been used to specify the column?

Row bits:	Column bits:	
-----------	--------------	--

Part b2 (6 points): How many clock cycles are necessary to access this information from memory, assuming memory accesses are sent to DRAM in order of increasing addresses? (Note: Your answer will depend on how much you can use interleaving.)

Clock cycles:

Part b3 (6 points): Suppose we interchange the column bits and the bank bits. Now how many clock cycles are necessary to access this information from memory, assuming memory accesses are sent to DRAM in order of increasing addresses?

Clock cycles:	
---------------	--

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD⁺		00	01			DR			SR1		0	0	0		SR2	
ADD⁺		00	01			DR			SR1		1		ir	nm	5	
AND⁺		01	01			DR			SR1		0	0	0		SR2	
AND⁺		01	01			DR			SR1		1		ir	nm	5	
BR		00	00		n	z	р		1		PC	offs	et9			
JMP		11	00			000		В	ase	R			000	000		
JSR		01	00		1				י ו	PCc	offse	et 1 1				
JSRR		01	00		0	0	0	В	ase	R			000	000		
LDB⁺		00	10			DR		В	ase	R		k	off	seta	5 1	
LDW ⁺		01	10			DR		В	ase	R			offs	et6		
LEA⁺		11	10			DR			1		PC	offs	et9			
NOT⁺		10	01			DR			SR		1		1	111	1	
RET		11	00	1		000			111	1		 	000	000		
RTI		10	00					(, 000	000	000	000)			
$LSHF^{+}$		11	01			DR			SR	1	0	0	a	mo	unt	4
$RSHFL^{+}$		11	01			DR			SR	1	0	1	a	mo	unt	4
$RSHFA^{+}$		11	01			DR			SR		1	1	a	mo	unt	4
STB		00	11			SR		В	ase	R		k	off	seta	5	
STW		01	11			SR		В	ase	R			offs	et6		
TRAP		11	11			00	00	I			tre	apv	vec	18		
XOR⁺		10	01			DR			SR1		0	0	0		SR2	
XOR⁺		10	01			DR			SR		1		i	nm	5	
not used		10	10													
not used		10	11					 			1					

Figure 1: LC-3b Instruction Encodings

Т	Table 1: Data path control signals						
Signal Name	Signal Values						
LD.MAR/1: LD.MDR/1: LD.R/1: LD.REG/1: LD.REG/1: LD.PC/1: GatePC/1: GateALU/1: GateALU/1: GateSHF/1:	NO(0), LOAD(NO(0), LOAD(NO(0), LOAD(NO(0), LOAD(NO(0), LOAD(NO(0), LOAD(NO(0), LOAD(NO(0), LOAD(NO(0), YES(1) NO(0), YES(1) NO(0), YES(1) NO(0), YES(1) NO(0), YES(1)	1) 1) 1) 1) 1) 1)					
PCMUX/2:	PC+2(0) BUS(1) ADDER(2)	;select pc+2 ;select value from bus ;select output of address adder					
DRMUX/1:	11.9(0) R7(1)	;destination IR[11:9] ;destination R7					
SR1MUX/1:	11.9(0) 8.6(1)	;source IR[11:9] ;source IR[8:6]					
ADDR1MUX/1:	PC(0), BaseR(1)					
ADDR2MUX/2:	ZERO(0) offset6(1) PCoffset9(2) PCoffset11(3)	;select the value zero ;select SEXT[IR[5:0]] ;select SEXT[IR[8:0]] ;select SEXT[IR[10:0]]					
MARMUX/1:	7.0(0) ADDER(1)	;select LSHF(ZEXT[IR[7:0]],1) ;select output of address adder					
ALUK/2:	ADD(0), AND(1), XOR(2), PASSA(3)					
MIO.EN/1: R.W/1: DATA.SIZE/1: LSHF1/1:	NO(0), YES(1) RD(0), WR(1) BYTE(0), WORD(1) NO(0), YES(1)						

Table 2: Microsequencer control signals						
Signal Name	Signal Values					
J/6: COND/2:	$\begin{array}{c} COND_0 \\ COND_1 \\ COND_2 \\ COND_3 \end{array}$;Unconditional ;Memory Ready ;Branch ;Addressing Mode				
IRD/1:	NO, YES					



Figure 2: A state machine for the LC-3b



Figure 3: The LC-3b data path



Figure 4: The microsequencer of the LC-3b base machine