Single Thread Parallelism

Outline

- Pipelining
- SIMD (both vector and array processing)
- VLIW
- DAE
- HPS
- Data Flow

Pipelining

Pipelined:

F ₁	D ₁	E.1	S1		
	F2	D2	E2	S2	1
		F3	D3	E3	s3
			F ₄	D ₄	
				F ₅	

Superscalar:

F ₁	D1	E ₁	s ₁]	
F ₂	D2	E2	S2		
F3	D ₃	E3	s ₃	1	
F_4	D ₄	E4	S ₄	1	
	F ₅	D ₅	E ₅	S ₅	1
		F ₆	D ₆	E ₆	se
		F7	D7	E7	S7
		F ₈	D ₈	E8	Sg
			F ₉		

Superpipelined:

F1		E	4		E	1		1	S	1	l					
1	F2		0	2		E	2			S	2	1				
	1	F3		1	h		ł	3	-		s	3	1			
		1	F4		1	24		E	1,	1	-	S,	4	1		
			1	5		1	5		1	E 5		1	S	5]	
				F	6		0	6		E	6		1	S	6	

SIMD/MIMD

SISD The Typical Pentium-Pro, for example MISD SIMD Array Processor, Vector Processor MIMD Multiprocessor





2

HPS As Evolution



SIMD

Vector Processors, Array Processors



An example: Vector processing

- The scalar code: for i=1,50
 A(i) = (B(i)+C(i))/2;
- The vector code: Ivs 1 Ivl 50 vld V0,B vld V1,C vadd V2,V0,V1 vshf V3,V2,1
 - vst V3,A

Vector processing example (continued)

- Scalar code (loads take 11 clock cycles):
- Vector code (no vector chaining):
- Vector code (with chaining):
- Vector code (with 2 load, 1 store port to memory):

VLIW

Static Scheduling *

- Everything in lock step Trace Scheduling -
- -

Generic Model *



Early Form of Decoupled - Access/Execute



* Andrew Plezskun, Univ. of Illinois

SMA

★ James E. Smith, Univ of Wisconsin

DAE

The HPS Paradigm

- Incorporated the following:
 - Aggressive branch prediction
 - Speculative execution
 - Wide issue
 - Out-of-order execution
 - In-order retirement
- First published in Micro-18 (1985)
 - Patt, Hwu, Shebanow: Introduction to HPS
 - Patt, Melvin, Hwu, Shebanow: Critical issues

HPS (RESTRICTED DATA FLOW)

FOR EXAMPLE, THE VAX INSTRUCTION :

ADDL2 (RI)+, (R2)









HPS - WHAT IS IT ?



* RESTRICTED DATA FLOW

HPS



Data Flow

- Data Driven execution of inst-level Graphical code
 - Nodes are operators
 - Arcs are I/O
- Only REAL dependencies constrain processing
 - Anti-dependencies don't (write-after-read)
 - Output dependencies don't (write-after-write)
 - NO sequential I-stream (No program counter)
- Operations execute ASYNCHRONOUSLY
- Instructions do not reference memory
 - (at least memory as we understand it)
- Execution is triggered by presence of data

A Unit of Computation:

The Data Flow Node



OR,

* R ARG1 R ARG2 Dest. Of Result



The Firing Rule:



An Example Data Flow Program: <u>Factorial</u> (Done, Iteratively)

