## Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Spring 2017 Y. N. Patt, Instructor Chirag Sakhuja, Sarbartha Banerjee, Jonathan Dahm, Arjun Teh, TAs Exam 1 March 1, 2017

Name: Don Dahm
Problem 1 (25 points):
Problem 2 (10 points):
Problem 3 (15 points):
Problem 4 (25 points):
Problem 5 (25 points):
Total (100 points):
Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in space provided.
Note: Please be sure your name is recorded on each sheet of the exam.
Please sign the following. I have not given nor received any unauthorized help on this exam.
Signature: Lol nope

GOOD LUCK!

Name: Jon Dahm	
<b>Problem 1 (25 points):</b> Answer any five of the six. Draw a line through the one you do not want grant	raded.
Part a (5 points): A load-store ISA does not allow what?	
Operations on values in memory	
Part b (5 points): Unaligned accesses. Part of the ISA or part of the microarchitecture? Explain.	
ISA	
Part c (5 points): Interleaving. Part of the ISA or part of the microarchitecture? Explain.	
MArch	
Part d (5 points): J.E.Smith's branch predictor introduced the use of saturating 2-bit counters. W "saturating" mean in this context, and why is it necessary?	hat does the word
11+1=11 Prevent overflows, which won 00-1=00 lead to mis predictions	/d
Part e (5 points): McFarling modified my GAs predictor, creating g-share. What was his purp To try to reduce interference between branches.	oose for doing so
(XORs branch address w/ BHT)	
Part f (5 points): Do processes having higher priority get increased privilege? If yes, explain why.	If no, explain wh
No.	,

Problem 2 (10 points): An Aggie hates the LC-3b, so he cuts the 16 wires labeled A and B on the data path, and grounds the wire labeled C in the microsequencer so the LC-3b can not function properly. (The data path, showing wires A and B is shown on the next page.)

Part a (2 points): If the to wires A are cut, which instruction(s) are impossible to function? Explain.

Instruction(s)

Explanation

Part b (4 points): If the 16 wires B are cut, which instruction(s) are impossible to function? Explain.

Instruction(s)

Explanation

DB LDW STB STW


hese instructions require a base register plus in immediate offset, which requires the base register


Part c (4 points): If wire C is grounded, which instruction(s) are impossible to function? Explain.

Instruction(s)

Explanation


grounded, there's no longer any way for e to distinguish between JSR and JSRR, so





**Problem 3 (15 points):** In this problem we add an SAg 2-level branch predictor to the LC-3b. Recall that the S means the branches are partitioned into sets, where all branches in a set share the same BHR. In our case, we have 8 sets, and therefore 8 BHRs. Bits 13, 10, and 7 of a branch's address determine which set a branch belongs to. For example, a branch at address x9E84 uses BHR 3 because bit 13 is 0, and bits 10 and 7 are 1.

The current state of the BHRs are shown below. The direction (taken = 1, not taken = 0) of the most recent branch is the right-most bit of its respective BHR.



Part a (5 points): The PC contains x360E, and the instruction fetched is a branch. Does the branch predictor predict taken or not taken? On what information is your answer based? Please be specific.

$$\times 360E \rightarrow BHR[6]$$

BHR[6]=010q=4

PHT[4]=01

PHT[4]=01

Part b (5 points): The branch at x360E is taken. Compute the new BHRs and PHT in the figure above after this branch completes execution. It is only necessary to show the "after" entries that have changed.

## PROBLEM CONTINUTED ON NEXT PAGE

x 360E

Name: Jon Dahm

Part c (5 points): Execution of the program results in four more branches (for a total of five) being executed. They are at locations xCC48, xD028, x4842, and x6974. Each of the five branches retires before the next branch is fetched. The table below shows the prediction and direction for each of these five branches. Your job: complete the table below. Do not make any changes to the figures on the previous page.

Branch at address	Prediction	Actual
x360E	(Answer in part a)	Taken
xCC48	Not Faken	Taken
xD028	Taken	Taken
x4842	Not Taken	Not Taken
x6974	Taken	Not Taken

$$X(C48 \Rightarrow BHR[2] = 0101=5$$
 [PHT[5]=01  
= 1100 1100 0100 1000  
 $\uparrow 1 1$   
 $XDO28 \Rightarrow BHR[0] = 0111=7$  [PHT[7]=11  
= 1101 0000 0010 1000  
 $\uparrow 1 1$   
 $X4842 \Rightarrow BHR[0] = (1111=15)$  [PHT[15]=00  
= 0100 1000 0100 0010  
 $\uparrow 1 1$   
 $X6974 \Rightarrow BHR[4] = 0101=5$  [PHT[5]=10

Problem 4 (25 points): An out-of-order processor executes its instructions according to the Tomasulo algorithm. The ISA specifies 8 registers, R0 to R7. The microarchitecture contains one pipelined adder and one pipelined multiplier. Pipelining allows an add (or multiply) instruction to initiate execution each clock cycle.

- Fetch and Decode take one cycle each.
- ADD execution takes 3 cycles
- MUL execution takes 5 cycles.
- For ADD and MUL, if two instructions are ready to dispatch to the same functional unit in the same cycle, the older instruction is dispatched and the younger instruction waits.
- For ADD and MUL, one cycle is needed to write the result to a destination register. Only one result can be written in a single clock cycle. If two instructions want to write results in the same clock cycle, the older instruction writes, and the younger is stored in a buffer and is available for writing in the following cycle.
- Data forwarding is not implemented.

The adder and multiplier each have 3-entry reservation stations. Note: if an instruction is of the form ADD Rx, Ry, Rz or MUL Rx, Ry, Rz, and Ry contains valid data 74 and Rz contains valid data 27, the reservation station entry has the form:

V	TAG	VALUI	ΞV	TAG	VALUE
1		74	1		27


The reservation stations are initially empty and are filled from top to bottom. Each instruction remains in the reservation station until the end of the cycle in which it writes its result to a register. (1) (from reservationstation)

The table below contains a program of seven instructions that are executed.

ιp	iogia	un or seven m	(5)	are executed.	(1)	(+1011)
	I1	ADD	R3	R1	R2	(3) (from reservation station)
	<b>I2</b>	MUL	R2	R1	R4	-(2) (from reservation station)
	13	Mul	RS (6)	R3 K	(5) RO -	- (2) (tram reserve
	<b>I</b> 4	ADD	R7	R1	≫ R3	- (4) (from reservation station)
	<b>I5</b>	ADD	R1	R1	R3	(8)
	<b>I6</b>	MUL	RG	R2	R7	(10)
	<b>I7</b>	ADD	R5	R3	RO	(9)

PROBLEM CONTINUTED ON NEXT PAGE

Three snapshots of the machine are shown: (a) before execution, (b) after clock cycle 5, and (c) after clock cycle 9. Note that some information in the program (shown on the previous page), in the register file, and in the reservation stations are missing.



Part a (20 points): Your job: Fill in the missing information in the program (shown on the previous page), and in the bolded boxes in the register file and reservation stations at each of the snapshots.

Part b (5 points): The figure below shows, for each clock cycle, which phase of the instruction cycle each of the seven instructions are in. Complete the figure. We have provided 20 clock cycles. Only use what you need.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
<u>I1</u>	F	D	A	A	A	R3														
<u>I2</u>		F	D	M	M	M	M	M	R2											
I3			F	D	1	1	M	M	M	M	M	R5								
<u>I4</u>				F	D	_	A	A	F	R7										
<u>I5</u>					F	D	)	Α	A	A	R1									
<u>I6</u>						F	D	-	-	1	M	Μ	Μ	M	Μ	R6				
<u> 17</u>							F	D	Α	A	A	*****	R5							
			-							t .										

- (1) The first instruction is ADD -, RI, RZ, tay = X · We know it's an add, so it must be the first thing in the adder's reservation station. The operands are values land 2, which uniquely ID RI +RZ
- 2) The third instruction is MUL, , &, RO, tay = o . The second entry of the multiplier's reservation station has a second operand of O, which uniquely identifies RO. It2 and I4 both have specified second operands, and neither is RO, so I3 must be o.
- 3) The second instruction must be MUL RZ, RI, RY, tay = 8 . If 8 were I4, it would have to follow I3(0) in the reservation station

. The register file tells us that 8 is written to RZ.

. The register file tells us R4 hasn't been modified yet, so its value must be in reservation station.

(4) I 4 must be ADD R7, R1, -, tag=B · Process of elimination . Reg file tells us B written to R7.

(5) II(a) must write to R3. (: 13(0) op1=R3; 14(B) op2 is a) · R3 is valid at the end of cycle 9; I3 could not have retired by then.

6 I3(0) must write to RS. · Process of elimination.

- (2) I3(0) and I4(B) are still executing at the end of cycle 9.
- 8) IB must be ADD RL, RI, R3, tag=>

. Y is an adder tag. Y is written to R1.

. There are only two new ADD instructions processed, and one of them (I7) has a DR of R5, so it's not Y " I6 has a first operand of RZ, but & doesn't reference RZ.

9) I7 must be ADD RS, R3, RO, tag = 0


(10) I6 must be MUL R6, RZ, R7, tag = \$

· Process of elimination · B still references R7 Name: Jon Duhm

**Problem 5 (25 points):** Suppose we have a 4-way interleaved DRAM memory, with bits[2:1] designating the bank. All address bits are as shown. Note, the question marks below; in part b, you are going to have to determine how many row bits and how many column bits.

15	11,1	0	?,	? 3	2	1	l,	0
Rank		Row		Column		Bank		Byte on Bus

Recall that a single memory bank has the following form:



A row access takes 13 cycles, and a subsequent column access takes 3 cycles.

We store sequentially in this memory, starting at location x8000, an array of 64 English words, each containing 7 letters. Each word is stored in 8 consecutive locations, one location each for the corresponding ASCII code, and one location for a null terminator (x00). For example the word "Compute" would be stored as:

x43
x6F
x6D
x70
x75
x74
x65
x00


PROBLEM CONTINUTED ON NEXT PAGE

Part a (6 points): Suppose we were to load the contents of location x8000. After the load completes, A, B, C, and D are bytes of data in the row buffer. What are the addresses of the locations containing those bytes of data?

x 8001

x 8008

x8000



Part b (19 points): We wish to determine how many of the 64 English words end in the letter 'e' with a minimum number of memory accesses.

Part b1 (7 points): If we end up having to load 8 rows into the row buffer, how many bits must have been used to specify the row, and how many bits must have been used to specify the column?

$$64.8 = x40.88$$
Row bits: 56,75 Column bits: 36,75
$$= x200 \qquad bank$$

$$= 0010 0000 0000 10000 10000 10-3+1=8 bits = row+col$$

Part b3 (6 points): Suppose we interchange the column bits and the bank bits. Now how many clock cycles are necessary to access this information from memory, assuming memory accesses are sent to DRAM in order of increasing

