Department of Electrical and Computer Engineering The University of Texas at Austin

EE 382N.19, Spring 2024 Y. N. Patt, Instructor Ali Mansoorshahi, TA Written Midterm March 20, 2024

There are 16 problems on the exam. You are asked to solve ALL problems. Leaving a problem blank counts as 1 point.		
Name: Soci	EID:	
Problem 1:	Problem 9:	
Problem 2:	Problem 10:	
Problem 3:	Problem 11:	
Problem 4:	Problem 12:	
Problem 5:	Problem 13:	
Problem 6:	Problem 14:	
Problem 7:	Problem 15:	
Problem 8:	Problem 16:	
Total (100 points):		
Please make your handwriting clear, legible, and use a dark enough pen or pencil that it is easily readable. If I can not easily read your handwriting, the answer will be marked wrong. I apologize if you take this as offense, but I think it is unreasonable to scribble on the exam and expect me to squint and struggle to decipher your handwriting.		
Note: Be sure to sign your name in the space below to acknowledge that you've read the instructions and will not cheat on the exam. Please be sure your name is recorded on each sheet of the exam.		
I WILL NOT CHEAT ON THIS EXAM		
Signature:		
GOOD LUCK!		

Question 1.

We all know the importance of dependency checking. It is easy to check dependencies when the number of locations is small (e.g. the register file), but becomes more difficult when the number of locations is large, and each access can access multiple locations (e.g. memory). Still we have to check dependencies.

We say two memory instructions are dependent if they access the same bytes. In order to check this we need the starting address of the access, and the size of the access.

Your job: Finish the following verilog module on the next page that determines if two memory accesses overlap.

```
module your module (
    input[31:0] addr0,
    input[31:0] addr1,
    input[2:0] size0, //size provided in bytes
    input[2:0] size1,
    output[0:0] is dependent
Wire A.B.
Wire [31:0] addr O-end, addr I-end;
add_326 (addr0_end, addr0, {2960,5ize0}),
add-32 6 (addr 1 - end, addr 1, { 29'60, Size 1}).
Conp_326 (A, 160, addr O, addr 1_end);
(onp_32b(160, B, adds0_end, adds 1);
and (15-dependent, A,B)
end module:
```

Question 2.

The contents of memory at starting location 0x3000 are shown below.

0x3000: 66 81 E2 81 0x3004: E2/81 E2 81 0x3008: E2 81 E2 0F 0x300C: 7F 04 CD 50 0x3010: 51 52 53

Note: Location 0x3000 contains x66, and location x3012 contains x53. The machine is running with user privileges in 32-bit mode.

Your job: Decode the x86 instructions specified by these bytes. Show the exact address calculation for any memory operand. Use M_32[] to indicate a 32 bit memory location. Immediates, displacements, and literals should begin with the \$ symbol. Shown below is some example assembly. Please use this as a reference for notation.

OR M_32[(ES<<16) + EDX], \$0x87654321 MOV AX, \$0xAB87 DAA

Note: you may not need to use all the rows

Instruction Bytes	Instruction
	AND DX, \$ E281
	AND EDX, \$ EZ81EZ81
OF 7F 04 CD 50 51 52 53	MOVQ M_64 (DS<<<16)+8*ECX+53525150], mm0

One solution proposed for the branch prediction problem is to simply generate two pipelines, one if the branch is taken, the other if the branch is not taken. In fact, IBM developed a product that did that. Is it a good idea or a bad idea? EXPLAIN.

BAD IDEA

WITH A 4-WIDE ISSUE, EACH CLOCK CYCLE A

BRANCH WILL BE FETCH, DOUBLING THE NUMBER

OF PIPELLNES, EVEN WITH A 5-STACE PIPELINE,

THAT MEANS 32 PIPELINGS OF WHICH ONLY ONE

IS GOOD.

Question 4


The x86 ISA has a mechanism that gets rid of the need for a conditional branch at the end of some "for loops." How does it work?

THE REPEAT PREFIX CAUSES THE ECX REGISTER
TO SUBTRACT ONE AND IF THE RESULT IS NOT
ZERO, TAKES THE BRANCH WHEN ECX = \$, THE
FALL TRROUGH PATH IS TAKEN


Question 5

Scott McFarling's gshare predictor improves over my GAg predictor. How?

BY XORING THE BHR WITH BITS OF THE PC,
TWO DIFFERENT BRANCHES WITH THE SAME HISTORY
WILL INDEX INDO TWO DIFFERENT 2-BIT COUNTERS
REMOVING INTERFERENCE,



A Trace Cache element contains three basic blocks A,B,C, as shown, and the predictions for the branches terminating each block. The next time (at t-one) that the Trace Cache access corresponds to the starting address of A, the branch terminating B is predicted to fetch the block D, rather than C, as shown. In my implementation of the Trace Cache, what does the microarchitecture do with each block (A,B,C,D) at time t-one?



Question 7

A major plus of the Block-Structured ISA is that it eliminates most accesses to the register file. How is that possible?

IF THE RESULT OF ONE INSTRUCTION IS A SOURCE OF ANOTHER INSTRUCTION AND IS NOT A LIVE OUT,
THE WRITE OF THE FIRST AND READ OF THE SECOND DO NOT ACCESS THE REGISTER FILE

A wish branch can act like a normal branch or be turned into predication. This can be accomplished by the compiler and microarchitecture working together. The compiler's job is to determine whether predicating the branch can make sense. If the compiler determines that it can make sense, it turns the branch into a wish branch. How does the compiler decide if it makes sense? If the compiler turns the branch into a wish branch, the microarchitecture determines if the branch should be predicted or predicated. How does the microarchitecture determine that?

How the compiler decides:

How the microarchitecture determines:

IF THE MERCE POINT IS

IF BE PROJECTION ACCURACY

NOT CLOSE TO THE IS HICH, PREDICT.

BRANCH, PRODICATION

15 A BAD IDEA

15 A BAD IDEA

Question 9

What benefit does a two-address ISA have over a three-address ISA? The x86 is a two-address ISA. What problem results from this?

Benefits of two-address:

FEWER BITS OF THE INSTRUCTION NEEDED TO SPECIFY THE RECISIONS

Problems with two-address:

ONE OF THE SOURCES GETS CLOBBOND BY THE DESTINATION WRITE

Consider an in-order pipeline. A common occurrence in programs is MUL R1,R2,R3 followed by ADD R4,R5,R1. This requires a hardware interlock to prevent the stale contents of R1 to be fetched as a source of the ADD instruction before R1 is written with the result of the MUL. The MIPS R2 initially had no hardware interlocks. How did it prevent the microarchitecture from using stale data from R1.

BY PUTTING NO-DP INSTRUCTIONS BETWEEN THE MUL AND THE ADD,

Question 11

Many would-be comparch experts promote performance as satisfying the equation: Performance = 1/(N times CPI times t), where N is the number of instructions executed, CPI is cycles required per instruction and t is cycle time. What tragic flaw is present in this equation? EXPLAIN!

CPI DEPENDS ON WHAT ELSO IS GOING ON IN THIS PROGRAM

Question 12

What is endianness? Part of the ISA or part of the microarchitecture?

ENDIANNIESS SPECIFIES THE NUMBERING ORDER OF THE BITS OF A DATUM AND INSTRUCTION ine, Is BITD THE HICH ORDER OR LOW ORDER BIT. IT IS A PART OF THE ISA.

Intel has added 2MB and 1GB page sizes to the classic 4KB page size that has been around for more than 40 years. What benefit does that provide to the microarchitecture? What negative does it create?

FOR A GIVEN DATA STRUCTURES ONLY DNG PTE IS
NEEDOD. THEREFORE BETTER ACCESS OF THE TLB.
NECATIVE IS THE AMOUNT OF PHYSICAL MOMORY
NOT USED IN A PAGE.

Question 14

Most ISAs use condition codes to determine whether to take a conditional branch or use the fall through path. A few ISAs use general purpose registers. What is the advantage of using condition codes? What is the advantage of using general purpose registers?

ADVANTAGE NOT NOCOSSALY TO USE THE BRANCH
INSTRUCTION IMMEDIATORY AFTER CREATING THE
CONDITION. ADVANTAGE OF CONDITION CODES I NO
EXTR
INSTRUCTION IS NOEDED TO CREATE CONDITION
COPES,

The industry has seen a few examples of machines that support two ISAs. IBM produced a Power PC chip that allowed Power PC code and x86 code to run on it. DEC produced a VAX machine that allowed VAX and PDP 11 code to run on it. What prompted these two companies to allow two ISAs to execute on its machine?

ALLOVING THE "OLD" 1SA MOTHER DLD CODE CAN STILL RUN.

Question 16

I have given the RISC V the nickname: buffet. Is the nickname appropriate? If yes, why? If not, why not?

A ROOD NICKMAMIK SINCE THE RISE V ALLOWS A DESIGNER TO PICK AND CHOOSE WICH SUB-15AS HU/SHO NISEDS.