# Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Fall 2014
Y. N. Patt, Instructor
Stephen Pruett, Emily Bragg, Siavash Zangeneh TAs
Exam 1
October 8, 2014

Name: Solution
Problem 1 (20 points):
Problem 2 (15 points):
Problem 3 (20 points):
Problem 4 (20 points):
Problem 5 (25 points):
Total (100 points):
Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.
Note: Please be sure your name is recorded on each sheet of the exam.
Please sign the following. I have not given nor received any unauthorized help on this exam.
Signature:

**GOOD LUCK!** 

Problem 1 (20 points)
Part a (5 points): is a type of exception that allows the processor to complete the instruction before
taking the exception.   fault   does not allow the processor to complete the instruction before taking the
exception.
Part b (5 points): In class, we said a controller that does not want the bus forwards BG until it gets the NOT(BGin) signal from the PAU. On the I/O handout, we say the controller forwards BG until it gets the SACK signal. The correct answer is NOT(BGin), i.e., SACK does not work. Why?
Another device controller may see the SACK signal before the PAU retracts the grant. Thus two controllers could potentially assert SACK
Part c (5 points): The first Alpha processor wasted a clock cycle every time a branch was taken because it could not fetch the target address until after it decoded the branch instruction. Intel's Pentium chip had no such penalty. Why?
They had a BTB.
Part d (5 points): We use a bus to source some value, and then load it to a desired register. We wish to make our control store work with as few bits as necessary. If I have 16 sources for the bus, how many bits of control store do I need? If I have 16 destinations for the value, how many bits of control store do I need?
Source 4
Destination 16

Name:\_\_\_\_

## Problem 2 (15 points)

A processor implements the GAg branch predictor as part of its microarchitecture. Assume the Branch History Register and Pattern History Table are as shown below when a branch is encountered. The direction of the most recent branch is the right-most bit of the BHR; i.e., 1=taken, 0=not\_taken.

0 11 00 2 01 3 11 5 00 10 10 00 11 12 10 14 11 15 01

Table 2: PHT-before

Table 3: PHT-after

Part a (1 point): Will the branch be predicted taken or not taken.

NT

Part b (2 points): The branch is taken. Complete the table labeled PHT-after.

Part c (12 points): After this branch, the processor continues, executing three additional branches. At time T, the third additional branch has completed execution. Assume no additional branches have been encountered since that third branch was fetched. At time T, the counter in location #13 of the PHT is 01. Your job: complete the BHR at time T.

After part b : 1011;
branch i d i

1010/010

Need next branch to be NT so counter

Need to get

13 back in

the BHR

Name:	

#### Problem 3 (20 points)

Assume a Tomasulo-style, out-of-order execution machine that handles ADD and MUL instructions. Instructions are of the form ADD Rx,Ry,Rz and MUL Rx,Ry,Rz, as discussed in class. Each instruction requires a fetch cycle, a decode cycle, two cycles of execution in the case of ADD and five cycles of execution in the case of MUL, and a final cycle to store the result into a register and/or a reservation station entry waiting for that result. A result is available to subsequent instructions after it is stored in a register or reservation station entry.

Assume a program consists of four instructions, with the first instruction fetched in cycle 1.

Shown below is a snapshot of the register file before cycle 1, the register file at the end of cycle x, and the reservation stations at the end of cycle x.


Reservation station entries are allocated in order, from top to bottom. That is, for example, the first MUL is allocated to the top reservation station entry associated with the mul functional unit, the second MUL with the second reservation station entry, etc. Each instruction remains in its reservation station until its result is stored.

R0	1		5
R1	1	_	7
R2	1	_	2
R3	1	_	3

Figure 1: Registers Before Cycle 1

R0	0	$\alpha$	-
R1	0	$\pi$	_
R2	1		2
R3	1	_	4

Figure 2: Registers After Cycle X






Figure 3: Reservation Stations after Cycle X

The machine has one add functional unit and one mul functional unit. Neither is pipelined. The timing diagram below indicates the cycles (with the letter E) that each functional unit is busy in the execution phase of an instruction.

	1	2	3	4	5	6	7	8	9	10	11	12
Adder			Е	Е		Е	E			Е	Е	
Multiplier				Е	E	E	E	E				

Problem 3 co	ontinued							
Part a (5 poi	nts): What is x?	?						
eservation sta	ations at the end	the four-instruction polynomial of cycle x. (Note: Idea of source registers.)	dantifying on i	notemation moor	as identifying	egister file and gits opcode, its		
Instruction	Opcode	DR SR1	SR2	7	Adds			
I1	Add	R3 (5) RZ	2 23	1	Multi			
I2	Mal	RO 2 20	21					
I3	Add	RI TROd	23 (5)	-) conno	t be th	ne Siv	<b>S</b>	
	Add	R3 @ R2	1	Rove	VICTOR			
		L) 50m				+ the y cycle x		
11	2 3 4	15/6	7 8	9 10	111	12/		
F	DEE	57						
	FDI	FF E	F E	ST				
	FI			E	E	ST		
		FD(E)	EST					
		' 1	'	1				
				* •	3rd in	struction	n depends	•
		instruction			en se	econd (	ve an	
		therefore			te/1	from	the RSU	)
		dependanci						

Name:\_\_\_\_

Name:	

## Problem 4 (20 points)


In class, we discussed what is called a "pending" bus, which is characterized by the fact that the bus master holds onto the bus until the transaction is complete, regardless of how long it takes. There is a better way: a "split transaction" bus, whereby the master releases the bus while waiting for the slave to respond, allowing other transactions to occur. When the slave is ready to respond, it acquires the bus as bus master and initiates the completion of the transaction.

Assume we have a multiplexed bus, and the processor wants to read from memory. Assume the memory access time is sufficiently long that a split-transaction bus is the right answer. Assume, for this problem only, no bus master can assert the same address lines until the transaction in progress has completed.

## Your job:

Part a (10 points): Complete the timing diagram for the transaction.

Note: In order for this to work, when the Processor first asserts MSYN, BT, and Address, it (the processor) must save that Address. When the slave initiates the second half of the bus transaction, it asserts MSYN and the same address.




Name:	
Name	
Name of the second	
*	

#### **Problem 4 continued**

Part b (10 points): Complete the state machine for the processor with those states that are necessary to complete the transaction (that is, ALL states AFTER the processor has asserted SACK).

Note: we have provided far more states than are necessary to complete this problem. Use only what you need.




Name	•	

#### Problem 5 (25 points):

Many ISAs provide an instruction that allows procedures to save all registers that the procedure will need to use, and then another instruction to restore those registers after the work of the procedure is done. We wish to add an instruction to the LC-3b to do exactly that.

The instruction SAVE\_REGS has the following format:



We use one of the unused opcodes, 1010. BaseR contains the starting address of the memory locations that will be used to save the registers. MASK is an 8bit bit vector that identifies which registers are to be saved. We encode them as follows:

Instruction[7] =1 means save register 7 Instruction[6] =1 means save register 6 Instruction[5] =1 means save register 5 ... Instruction[0] =1 means save register 0

As a result of execution of SAVE\_REGS, the registers that are saved will be stored in contiguous memory locations, starting at the address specified by the intial contents of BaseR.

The ARM ISA has such an instruction and its Programmer's Reference Manual provides a footnote: If the register BaseR is to be saved, the instruction is not guaranteed to execute correctly. This is because ARM modifies BaseR during the execution of their version of that instruction. We will allow you that luxury in your implementation of SAVE\_REGS, also.

Your job: Implement SAVE\_REGS for the LC-3b.

**O** 

#### Problem 5 continued:

Part a: Complete the state machine necessary to implement SAVE\_REGS.

(Note: we start the state machine right after decode, with state #10.)

(Hint: if you are having trouble with part a, it may help to first work on part b.)




Figure 1: State diagram for SAVE\_REGS instruction

#### **Problem 5 continued:**

**Part b:** We have provided some of the structure needed in the data path to perform SAVE\_REGS, in particular a TEMP register, and a 3-bit COUNTER. The COUNTER can be reset to 111 or decremented. Your job is to add whatever additional structures are needed in the dashed boxes in the data path diagram.





Figure 2: Modified Datapath for SAVE\_REGS instruction

Name:	

### **Problem 5 continued:**

Part c: We have provided the original microsequencer for the LC-3b. You will note from the state machine that two additional microbranches are needed. Your job: Add the additional logic to account for these two microbranches.



Part d: Complete the control store entries for states #37 and #38. (Note: We have provided a maximum of three additional control signals for your use. We have labeled them ECS1, ECS2, and ECS3 for Extra Control Signals. You may use as many of them as you need to do the job. Those you use should be properly identified on your data path.)

label don'	tcares	ons.	X					ER	
		AR Se	<u> </u>	ĽU	X N	Z	SIZE  MP  1.TEMP		
IRD COND	J	LD.M.	LD.RE	GateA	SRIM	MIO.E R.W	DATA LD.TI LSHF	DEC.	Gatell Gatell EGS1 EGS3
state 37 0 1019	1001	1001	100	1 %	1011	OX	100	90	OX
state 38 0 1 0 1	01100	1100	000	XX	XXX	X O X	XOI	0 1	XXX