# Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Fall 2014 Y. N. Patt, Instructor Stephen Pruett, Emily Bragg, Siavash Zangeneh TAs Exam 2 November 5, 2014

Name:_Solution
Problem 1 (20 points):
Problem 2 (10 points):
Problem 3 (20 points):
Problem 4 (25 points):
Problem 5 (25 points):
Total (100 points):
Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.
Note: Please be sure your name is recorded on each sheet of the exam.
Please sign the following. I have not given nor received any unauthorized help on this exam.
Signature:

GOOD LUCK!

Name:
-------

# Problem 1 (20 points)

Part a (5 points): A parity bit can be used to detect any single bit error. But if two bits are transmitted in error, the parity bit scheme does not work. What characteristic of the bit errors makes this a non-problem for those situations that use parity for detecting bit errors.

Statistical independence between bits

Part b (5 points): Vector instruction A requires the result of vector instruction B as a source. Vector chaining allows vector instruction A to start processing before vector instruction B finishes. When can vector instruction A start its execution phase?

Once the first elements of B thas finished being processed

Part c (5 points): An SRAM cell consists of two cross-coupled inverters (therefore, at least 4 transistors usually, and often more). It stores a 1 or a 0 depending on which inverter is outputting a 1 and which is outputting a 0. On the other hand, a DRAM consists of only one transistor. How, then, does it store a 1 or 0?

A capacitor, which is either charged or discharged


**Part d** (5 points): On a page fault, the operating systems often loads a page from the disk into a frame that was previously occupied by a different page. How does the operating system know whether it is necessary to write the previously occupied page back to the disk? Please be brief and explicit. Answer in fifteen words or fewer.

The modify bit will be set in the PTE for that page

Name:	

## Problem 2 (10 points)

The following data flow graph receives as inputs a value x, an n element vector  $V_0, V_1, ..., V_{n-1}$ , the value n and a value 0 on its four input ports.



What "answer" is produced by the execution of this data flow graph?


Name:							
Problem	3 (20 points)						
Part a (1	0 points) Assume	we have a byte add	ressable memory	y that has th	e following ad	dress format:	
	28					0	
	10	5	1 2	2	5	4	
	Row	Col Ch	Rank	Bank	Col	Byte on Bus	
i (2 poi	nts): What is the	maximum size of p	hysical memory?	29	bit add	cars 220	9
ii (2 poi fro	nts): Circle the community of the commun	orrect answer: Multi- f memory to the pro-	tiple (hannels /	Banks / Ra	- 1000	multaneous transfer	of data
iii (3 poi	ints): How many	bits of data can be	transferred between	en the proc	essor		
	d memory simultan		bytes on			s 256	bits
iv (3 poir	nts): How many b	bytes of storage are	32 bytes there on a single	X 8 Lits DRAM chi	yte = p?	12 IZ	122
		, bank b					
		•					
5+	5-col	12 bits Chip	ofder	٢			
Part b (1	U points) Suppose	we have a byte addr	essable memory	system mad	le up of 1 rank a	and some number of b	oanks.
the variab none of th	ole i is kept in a reg ne elements of a, b,	gister for the duration	on of the fragment aded into a row b	nt and does ouffer. What	not cause any i	gle byte each. Assum memory accesses. In n number of banks ar	itially
	fo	or ( i = 0; i c[i] = a[i		4 0	on puff	er misses	means
1	Banks			the	se 3arr	er misses bys occup	1 4 cons
					al 6 1	These	fours can
64	Bytes in rov	w buffer		14	161	c   be a	cross 1, z, or nks. Question s for minimu
				10	1610		s for minimum
			4		64*3	=48 bytes =)	rounds to
							o i bytes

Name:		

## Problem 4 (25 points)

We wish to enhance the LC-3b by adding Virtual memory and a new instruction. Virtual memory will be implemented by a VAX-like scheme as we studied in class.

The new instruction will be STI SR, BR, offset and will use opcode 1010. The format is:



STI operates as follows: We compute a virtual address (call it A) by adding the sign-extended offset to the contents of BR. The memory location specified by A contains the virtual address B. We wish to store the contents of SR into the address specified by B.

(Note: For those of you who studied the STI instruction in EE306, note that the address A is calculated differently from the way it was in the LC-3.)

Part a (5 points): To process the STI instruction, one must go through the Fetch. Decode, etc. instruction cycle. What is the maximum number of physical addresses that can be accessed in processing an STI instruction.

Fetch + 2 tours. I load and I store

Part b (20 points): You are given the following information:

Virtual Address Space:

64 KB

Physical Memory Size: 4 KB

User Space Range:

x0000 to x7FFF

2 Bytes

System Space Range:

x8000 to xFFFF

15 00...0 PTE Format:

PTE Size:

x8000 R0: x401E R1: PC: x3048

A 4 entry TLB. PTE Page # PFN x0C1 x01A 1 x182 1 x024 0

TLB hit could be either entry...

	Figuring ou	The second secon	
	X8000 =	1/01/ 0000	0000 000 0
Name:		1/180	
		+2	- +SBR
Problem 4 continued		300	x360

To process STI R0,R1,#0, seven physical memory accesses are needed. The table below shows the VA, PA, Data, and subject to whether or not there was a TLB hit for each of these seven physical memory accesses in the order they occurred.

These or some of the fetch ->	ete the table and fill in the	Four boxes. You can assume	e no page faul	ts occur.	L TLB
I non page	Virtual Address	Physical Address	Data	TLB Hit	for PFN
Fetch->	x 3048	× 488	xA040	Yes	for 1.41
1	N/A	x360 •	218004	No	
	x 8000	x080	x8040	No	
( O21 -)	X401E	X81E/	X40FE	No	
	N/A	X360 K	<b>\</b> x8004	No	
	xB00E	X08E	X800E	No	
	x 40FE	x1DE	x8000	No	
F					
Frame size:	25 2			out Page	
Number of frame	es: 2 <sup>7</sup> 12-	5=7 (1) 1000	Lets	fill in	what we know
<sup>UBR:</sup> ⊀AC	00	+11	S+ . W	e know	the contents
		ω <del>۲</del>	KI	is the	next wicher!
SBR: XO6		0100	1,622°	Then +	he data si 1
	SBR: X060 address. Then the data stored by that location is the second				
X4OFE= OIG	00 0000 1111 111	101	18 1	11	s The Second
XIDE=	11		- b te	it's us	that byte on
	00011191111	9	ge bi	rs are	either -
	Cannot	he	BITS.	Comparin	e uliame 1
	6 hits	te	lls us	that D	I NOPE and XIDE
Figuring out	ABC:	Scratch	- 3	15	ip must be 5 bits.
140FE: 0190	0000 111/1 111	1 466 0100	21110		
	1	0 8 6	<u> </u>	7	000 1,1110
	.07			Ü	E
	<b>8</b> ←-Z	000/111		0100 0	00,0 00 91 1110
, u		7111	0	x20	000000000000000000000000000000000000000
	10E			_ 1 2	2
-	180	0000,100	00000	X46	
x &	00E	1	10000	+ AC	00
"UBR=XAKOO		6 080		BOO	

Name:	
Name.	

# **Problem 5 continued:**

### Part a: Modify the state machine.

There are several places in the state machine where one of these exceptions could occur. We have provided enough two-state sequences for you to check and initate each exception. Complete each of the two-state sequences you need for each of the places where they are needed. Note the "from" and "to" boxes associated with each two-state sequence. These are used to identify where the two-state sequence is to be inserted. You may not need all the two-state sequences that we have provided.




Figure 1: Two-state sequences

Name:
-------

# **Problem 5 continued:**

Part b: Design the logic to generate E and EXCV. You are not allowed to add any additional control signals to the control store.




Figure 2: Modified Datapath for new exceptions

## Problem 5 continued:

Part c: Modify the microsequencer. You are not allowed to add any additional control signals to the control store.

