Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Spring 2011 Y. N. Patt, Instructor Faruk Guvenilir, Milad Hashemi, Yuhao Zhu, TAs Final Exam May 13, 2011

Name: Solution
Problem 1 (25 points): 25
Problem 2 (10 points):lO
Problem 3 (10 points): 10
Problem 4 (25 points): <u>25</u>
Problem 5 (25 points): 25
Problem 6 (25 points): 25
Total (120 points):

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

Please sign the following. I have not given nor received any unauthorized help on this exam.

Signature: Signature:

GOOD LUCK!

Name: Solution
Problem 1 (25 points)
Part a (4 points): We wish to detect errors that occur in the transmission of data from A to B by means of even parity.
Suppose we wish to transmit the byte 01010011, what would we additionally transmit to be able to detect single bit errors in a byte of data. Explain in 20 words or fewer.
1 Extra bit with value &
Even Party + even number of ones in transmission
in transmission
Part b (4 points): In the x86 virtual memory structure, the base address of the Page Directory is contained in a register that is part of the TSS. What is the name of that register?
that is part of the 155. What is the mane of that register:
Part c (5 points): For each parameter, label the interconnection structure(s) that is (are) best and the one(s) that is (are) worst by putting a B or a W in the appropriate entries.
Cost Contention Latency
Bus B W B Omega Network
Crossbar W B
Part d (5 points): If a two-dimensional matrix of size 10 rows by 14 columns is stored in row major order, and one wanted to perform a vector load of column 9 into vector register V2, one would have to be sure of what before executing the vector load instruction?
V0004 10
Vlength: 10 Vstride: 14
Part e (7 points): A tag store entry of a physically indexed, physically tagged direct-mapped write-through 8KB cache consists of 12 bits. Assume the cache is used in a uniprocessor environment and is not sectored.
How many LRU bits in each tag store entry: No LRU No
How big is the physical address space: 224 locations Assume Byle Addressable.
868=21° locations
868=213 locations 2 Paysbox entry sib - 1 valid sit =11 try sib

Name: Solution


Problem 2 (10 points)

Recall the asynchronous bus we described in class. Among the devices on the bus are a processor connected via its Processor Bus Controller and memory connected via its Memory Controller. Assume the bus is pending and multiplexed.

The processor can use the bus to perform a "read-modify-write" operation on a memory location, as follows: The processor reads a value from memory, performs a computation on the value, and writes a new value to the same location in memory, all within a single bus cycle.

To do this, two new signals are required: P1, a new control signal from the processor bus controller, and M1, a new control signal from the memory controller.


Part a: Complete the transaction timing diagram for the read-modify-write operation.



Name: Salution

Problem 2 Continued

Part b: Complete the state machine for the Processor Bus Controller to complete the read-modify-write operation. Note that the controller must handle bus arbitration as well as processing the transaction. Some of the states have been filled in for you. You may not need all of the states provided.



Name: Solution
Problem 3 (10 points)
As you know the IEEE Floating Point standard has a 32-bit representation and a 64-bit representation. In this problem we assume IEEE decided to add a 10-bit representation, with its main characteristics consistent with the other two representations.
In this 10-bit representation, the value 33/256 is represented exactly as 0001100001
Part a: Determine the number of bits for
exponent: 4 fraction: 5 bias:
Note: Bias is another word for n in an excess-n code.
Part b: What is the value of an ULP in the smallest normalized positive binade?
$\frac{33}{1}$ $\frac{1}{32}$ $\frac{32}{1}$ $\frac{1}{1}$
$\frac{3^{3}}{256} = \frac{1}{256} + \frac{3^{2}}{256} = \frac{1}{256} + \frac{1}{8} = 0.00100001 \times 2^{\circ}$
=1.00001x2-3
3=n=-3
N = 6

 $0 | 0011 | 0000 | \rightarrow 1.00001 \times 2^{3-6} \Rightarrow 1.00001 \times 2^{-3} \rightarrow .60100001 \times 2^{0}$ $\frac{1}{8} \frac{1}{256}$


0 0001 0000 0 1 01.00001x2 1-6
0.0001x2 > 1.00001x2 > 200001x2 > 3
1.00001x2 > 3
1.000

Name: Solotion

Problem 4 (25 points):

We wish to extend the ISA of the LC-3b to include a Compare and Set instruction, C&S, which uses one of the unused opcodes 1010.

The format of the C&S instruction is:



The operation of the instruction is:



That is, if the contents of the memory location specified by BaseR is equal to the contents of SR2, Z is set to 1 and the contents of SR1 are written to the memory location. If they are not equal, Z is set to 0. Note that when Z is set to 0, either N or P must be set to 1. When Z is set to 1, N and P are set to 0.

To implement C&S, we need 5 additional microinstructions, a few changes to the data path, and a small change to the microsequencer. We will deal with each of these in turn.

Part a: The modified datapath (changes in bold) is shown below. Complete the datapath changes by filling in the box with the simple combinational logic necessary to support C&S.





Figure 1: Modified datapath to support C&S instruction

Name: Solotion

Problem 4 continued:


Part b: Five additional states (A, B, C, D, E) are needed to implement C&S. Complete the description of these states, including the binary representations for each state number.



Problem 4 continued:


Part c: The microsequencer must be modified to accomodate the 2-way microbranch from state E. This can be accomplished with a single additional control signal (ECS1) plus a very simple logic block.

The next state from E is either F or G.



Therefore, what will the J field of the E microinstruction be in binary?

Augment the microsequencer diagram with the logic block and the control signals to accomplish the 2-way microbranch. Do not use a mux.



	Sillo	
Name:	JOK 0 1700	

Problem 4 continued:

Part d: Relevant parts of the microinstructions for states A, B, C, D and E are shown below. Fill in the table with the appropriate values. If a control signal is a don't care, enter a 0.

Note: Please use the encodings specified in the control signals attachment for all signals.

	LD.MAR	LD.MDR	LD.CC	LD.TEMP	GateMDR	GateALU	DRMUX	SRIMUX	VI 11V11-01	ALUMIT.U	MIO.EN	R.W	DATA.SIZE	ECS1	ECS2
A	1	0	a	0	0	ŧ	Õ				0	Õ	0	0	0
В	0	1	Ò	0	0	J	0	ŋ	Û	Ò	t	0	1	0	0
C	ð	ð	0	-		0	Ŏ	O_	()	0	0	0	-	0	0
D	\Diamond	0	1	0	Ō	1	Ø	U	Ò	\hat{O}	0	0	0	0	1
E	0	0	0	0	0	0	0	0	0	Û	0	0	0	1	0

~ A
Name: Solution
Problem 5 (25 points)
A byte-addressable, write-back cache of fixed total size and fixed line size is implemented as both a direct mapped cache and also as an N-way set-associative eache. In both cases, we will assume the cache is initially empty.
First, consider the cache organized as a direct mapped cache. The following sequence of 11 accesses generates the hits/misses shown. Office Greesses Address R/W Direct Mapped (Miss/Hit) O100000101 R MISS 1110101000 R Miss 11101010001 R MISS 11001010001 R MISS 1100101000 R MISS 1100100000 R Miss O110110101 R Miss 100100000 R Miss O100100111 R Miss O100100111 R Miss O10010111 R Miss O110110100 R MISS O1101010101 R MISS
Part a: What is the cache line size?
Explain why. Please be concise but clear
The only hit forces at least 3 offset bits. The last miss forces at most 4 offset bits. The access immediately before hit can only be a miss if third access causes confect eviction with 3 kg bits, 3 index bits, 4 offset bits.
Part b: What are the number of index bits for the direct mapped cache? Explain why. Please be concise but clear.

	≤ 1 t	I ked total)ite!
	Name: Jolution	Fixed total)ite! (see prev. page.)
	Problem 5 Continued	#I bits nost be
	Now consider the cache organized as a N-way set-associative cache.	fewer than in part
	The total size of the tag store for the N-way set associative cache is 112 bits to the tag bits, 10 more bits which include the valid bit, modified bit, LRU b	Each tag store entry contains in addition
	functions do not affect this problem.	$\cdot N = 1/2$, $T + I = 6$
	We have expanded the table to show the hit/misses for the same sequence of an N-way set-associative cache.	of accesses when the cache is organized as
	Eknown from part a.	
		ay associative (Miss/Hit)
	0100001010 R MISS	Miss
	1100 00111 R Miss 1110 0000 R Miss 0011000101 R M 155 0110 1100 R MISS 1100 10000 R Miss 1100 10000 R Miss 1100 10000 R Miss	MI>>
11.	dentita 0011000101 R N ISS	Miss
الما الم	0110 N 100 R MISS	Miss
cal ex	1010110101 R Miss	MISS
110	1100100000 R Miss	HIT Hits becaux
	0100001111 R Hit	$\frac{1}{2}$
	0101101111 W Miss 0110110100 R	
	0110110100 R Miss	Hit
		77.158
		of fixed to tal size,
	Explain why. Please be concise but clear. $T = 2$	3=2
	if I=1, N=	= 4 If I=0, N=8
	(10+9).29. (2=112 Solved system of	
	Equations asore	
İ	(9)(2)=6	
	Part d: What is the number of index bits for the N-Way set associative cach	e? 2_
:	Explain why. Please be concise but clear	
	م م م	
	le a sove	
]	Part e: Is the cache write allocate? Explain why. Please be concise but clear	:
	No Hela Later	
	NO. Tit can only be nit it	
	No. Hit can only be hit if write does not cause conflicteviction	1.
1	Dowl & Discrete control to the total and the	<u> </u>

Part f: Please complete the table above by filling in "H" or "M" for each of the blank entries.



Problem 6 (25 points)

You are asked to examine the behavior of a new instruction STII RO,R1 on a two-level virtual memory system, similar to the VAX.

First, the characteristics of the memory system:

Virtual Address Space:

256 Bytes

Number of Page Frames:

32

User Space Range:

x00 to x7F

Page Size:

4 Bytes

System Space Range:


x80 to xFF

PTE Size:

1 Byte


The machine is byte addressable. The system includes a six-entry TLB. The TLB is only used for User Space Pages.

The PTE format is as follows:



5 bits PFN > 25 = 32 frames * 4 by the page size = 128 byles

Part a: How many bytes of Physical Memory are there?



Next, the characteristics of STII R0, R1:

STII performs a double indirection on the address in R1 and stores R0 into that location. That is,

$$MEM_3[MEM_2[MEM_1] R1]]] < --R0$$

where $MEM_i[j]$ denotes the contents of the memory location whose address is j.

Part b: What is the maximum number of physical memory accesses that can take place to get the value MEN11R1]?

[Exclude Fetch.]

too level translation, I page walk.

Part c: Let's consider one instance of the execution of STII RO,R1.

The state of the processor before this instruction is executed is partially shown below:

R0: xCD R1: x6D

The TLB:

			PTE
V	PN	V	PFN
1	x0C	1	x10
1	x0D	1	x1F
1	x0F	1	x08
0	_	-	_
0	_	_	_
0	_	-	

Name: So lo tion

Problem 6 continued

Memory:

مخاث	x00	x60
UNT	x01	x61
DSY pash fabi	x02	x62
120-2	x03	x82
	x04	x63
	x04 x05	x63 x64
	x05	x64

x20	x66	x40	x6C
x21	x67	x41	x6D
x22	x81	x42	х6Е
x23	x68	x43	x99
x24	x69	x44	(x87)
x25	x98	x45	x6F
x26	x6A	UPT x46	x70
x27	х6В	x47_	x71 ــ

x60	<u>x72</u>	
x61	(x91)	SPT
x62	x73	7) []
x63	x97	
x64	777	,
X04	x74	10.01.
x65	x74 x75	- System
		System
x65	x75	System Pege table

After the instruction is fetched and decoded, as many as 9 subsequent memory accesses could be required to process this instruction, if there are no page faults, interrupts, or other unhappy events.

The table below shows the sequence of physical memory accesses required to process STII R0,R1, given the machine state shown above.

Iwlate)	Access #	VA	PA	Data	Description
5BF	1	p/A	01100110 x66	×80	PTE for pege of Syshin Spea Containing 1
to get	2	toto (81) xAB	×03	XYZ	PTE for page containing MCRIT (US)
phanes;	3	×6D	X09	×B	V. Address, MTRIT
1	4	NIA	(x61	×91	PTE for Deso containing 1 (5.5.)
lese leed	5	x94 /	X44	×87	PTE for pay confiany nthland (U.S.)
to the	6	×13	x1F	x3D	V. Address of where to Store Data
	? 7	×3D	0010 0001 x21	×CD	Data Bery Stored (RO)
TCB	8	<u> </u>			
t. DFN Matches,	9				

([[r]n]n]nd

Part d: Is the first access to physical memory the result of a TLB hit?

No.

Your job: Complete the table.

PFN doesn't match TLB

Note: N/A is a potential answer for entries in the VA column. Data is the data Read or Written in the corresponding memory access.

In the Description column, state what is being read/written (e.g. PTE for page xx).

You may not need all 9 rows, so draw a line through the unused rows

Note that it is possible that you arrive at a Physical Address whose contents are not given to you. Despite this, it is possible to fill in every entry in the table.

Solution

Problem 6 continued

Part e:

What is the value of the UBR (User Space Page Table Base Register)?

×90 XJC

What is the value of the SBR (System Space Page Table Base Register)?

SSPN + SBR = PA ofs. P. Tentry

U.S.PN. +UBR= V.A. O U.P.T. entry

Access 5) 1001 0100 Access 4)

Access 2) PN +SBR= x61 = 0110000. SBR= x61-x5= x5C

xAB -> 10101011 (Access)

XA+5C= x66

Accesi3) ×6D → 01101101

XIB +UBR = XAB

? + ×90 - (294) (Access >

X4= Access 61s Page Nonser

Access 6 3 user. V.A, region 6:+=0

0 00100 (1)= RA X13
Coffset 6.7 from P.A.




Figure 2: LC-3b Instruction Encodings

Table 1: Data path control signals

G: 137 - G: 137 1			
Signal Name	Signal Values		
LD.MAR/1:	NO(0), $LOAD(1)$		
LD.MDR/1:	NO(0), $LOAD(1)$		
LD.IR/1:	NO(0), LOAD		
LD.BEN/1:	NO(0), $LOAD(1)$		
LD.REG/1:	NO(0), $LOAD(1)$		
LD.CC/1;	NO(0), LOAD(1)		
LD.PC/1:	NO(0), LOAD(1)		
GatePC/1:	NO(0), YES(1)		
GateMDR/1:	NO(0), YES(1) NO(0), YES(1)		
GateALU/1:	NO(0), YES(1)		
GateMARMUX/1:	NO(0), YES(1)		
GateSHF/1:	NO(0), TES(1) NO(0), YES(1)		
Gutosiii/1.	110(0), 125(1)		
PCMUX/2:	PC+2(0)	;select pc+2	
	BUS(1)	select value from bus	
	ADDER(2)	;select output of address adder	
DRMUX/1:	11.9(0)	ideatination IDF11.01	
DRMOM1.	R7(1)	;destination IR[11:9] ;destination R7	
	K/(1)	,uestiliation K/	
SR1MUX/1:	11.9(0)	;source IR[11:9]	
	8.6(1)	;source IR[8:6]	
ADDR1MUX/1:	PC(0), BaseR(1)		
ADDKINOZI.	TC(0), DascK(1)		
ADDR2MUX/2:	ZERO(0)	select the value zero	
	offset6(1)	;select SEXT[IR[5:0]]	
	PCoffset9(2)	;select SEXT[IR[8:0]]	
	PCoffset11(3)	;select SEXT[IR[10:0]]	
MADMITY/1.	7.0(0)		
MARMUX/1:	7.0(0)	;select LSHF(ZEXT[IR[7:0]],1)	
	ADDER(1)	;select output of address adder	
ALUK/2:	ADD(0), AND(1), XOR(2), PASSA(3)		
MIO.EN/1:	NO(0), YES(1)		
R.W/1:	RD(0), WR(1)		
DATA.SIZE/1;	BYTE(0), WORD(1)		
LSHF1/1:	NO(0), YES(1)		

Table 2: Microsequencer control signals

Signal Name	Signal Values	
J/6: COND/2:	COND ₀ COND ₁ COND ₂ COND ₃	;Unconditional ;Memory Ready ;Branch ;Addressing Mode
IRD/1:	NO, YES	




Figure 3: A state machine for the LC-3b




Figure 4: The LC-3b data path




Figure 5: The microsequencer of the LC-3b base machine