## Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Spring 2015 Y. N. Patt, Instructor Ben Lin, Kishore Punniyamurthy, Will Hoenig TAs Exam 1 March 11, 2015

Name:	OLUTION SHEET
	Problem 1 (20 points):
	Problem 2 (30 points):
	Problem 3 (25 points):
	Problem 4 (25 points):
	Total (100 points):

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

Please sign the following. I have not given nor received any unauthorized help on this exam.

Signature: Adulton Sheet

GOOD LUCK!

Name:
Problem 1 (20 points)
Part a (5 points): The x86 ISA has variable length instructions. This characteristic of the ISA has pluses and minuses.
The major plus is
DENSE ENCODING OF THE INSTRUCTIONS
The major minus is
DECODING MULTIPLE INSTRUCTIONS CORCURRENTLY IS VERY DIFFICULT
Part b (5 points): If two locations are in the same row buffer on a DRAM, the only bits of their corresponding addresses that are different are the
COLUMN BITS
Part c (5 points): If the contents of a memory location is protected with a parity bit, and two bits are inverted during transmission, what happens? Is this a problem? Why or why not?
EIROR WILL NOT BE DETECTED NOT ROTLY A PROBLEM /T RARRY HAPPONS (STATISTICAL INDEPENDENCE OF GRAPES)
Part d (5 points): If two processes translate different virtual addresses in their own virtual address space to the same physical address, and the cache is virtually indexed, physically tagged, the location corresponding to that one physical address can be present in two different locations in the cache. We call the two instances of the same physical cache
and the problem is referred to as the PROBLEM.

Name:	
	sically-indexed, physically-tagged, 2-way set associative, write-back cache. The less space, and an 128 byte page size.
	processor makes ten consecutive memory reads, as shown in the table below. Note is result in cache misses. Note that the actual number of bits of physical address is
	Physical Address Hit/Miss
	1 00000010000 Miss
	2 000100000101 Miss
	3 000000011000 Hit
	4 000110000111 Miss
	5 000111100001 Miss
	6 000100000010 Hit
	7 000110100111 Miss
	8 000100100000 Miss 9 000111100010 Miss
	10 000100001111 Hit 1 Wefore Lift 7
	TLB, the Tag Store, and the Data Store, the index bits are selected from the page the virtual to physical address translation.
· · · · · · · · · · · · · · · · · · ·	a pll alacand
Part a (10 points): What is the cach	ne line size? Why?
- access 3 can only.	be a hit if byte on line bits 24.
account it it the	are were SBOI lite contents bean access? Tring=1
- College of the state of	Land on any soul soul of the s
would be evilled	waer off my regal number of under bits . Bol bits (
Part b (10 points): What are the ind	
- If we had I mal,	x bits, access would flow been a lit of of access 5
- Of The had I made	x lit, access () would have been a mile breat to
The rough the la	a low switch pop but 2 works a . District
Part c (5 points): What is the size of	of the cache (i.e., how many bytes of data can be stored in the cache)?
a l	b) o 2 ways three blocks (given). 24 bytes (part A) = (128 bytes)
Q Set Camplied las Net	ho I ways times (given). I light (not 1) (128)
and a found wy few	set line ( La lugles)
www	Aven I
Part d (5 points): Given that the tag the physical address space of memor	g store requires 68 bits, and that the cache uses perfect LRU replacement, what is ry for this computer system.
68 12 1.+	tag = h lata -> Alunadh =

16+1 LRU bit

16=2-8-8 bits/line

105 bits physiadan=

105 bits physiadan=

105 bits bits bits bits bits bits bits

105 bits bits

105 bits bits

105 bits bits

105 b

212 Byte address space

Name:	
Name:	

## Problem 3 (25 points)

The following program fragment executes on a machine that supports virtual memory.

A, B, and C are virtual addresses.

BOP = 8bits

The ISA specifies:

PBR-X

Virtual address space: 64KB PFN= 5 bi 68

Physical address space: 8KB

A page is 256 bytes

The memory management system uses the two-level page table scheme similar to the VAX. Virtual memory is partitioned into two halves. User space starts at x0000, System space starts at x8000. A PTE is 16 bits. For purposes of this exam only, we will assume that a PTE has the following form:

Assume no cache and no shared memory(that is, no two pages map to the same frame). Assume the TLB only contains PTEs for pages in user space.

For the snippet of code above, if one gets no TLB hits, the processor makes nine accesses to physical memory (we are ignoring the fetching of instructions). The table below shows the sequence of nine memory accesses needed to do the SBR = XIAA8 - (2x xol) = XIAA6 job.

	Virtual Address	Physical Address	Data	
st 1651 477	(Minute)	x1AA8	X8016	
	x 8124	x1624	7008 X	
D .1	x5400	x0700	x5410	
PageNo. Bop X23'x46=	e-manus.	XIAA6	x8008	(C-A)
× 201	x80C2	x08C2	x 8006	= x 5824 - x 5410
XX3 X46=	x2346	x0646	×0414	= x5824 - x5410
(80C2		RAAS	x8016	
And the second of the second of	x 8168	x1668	x8005	
3 x 2)	x7618	x0518	x5824	
1				-


the processor would only need to make seven accesses to physical memory.

Your job: Complete the table.

•	т	
Γ	Vame:	

## Problem 4 (25 points)

Let's use one of the unused opcodes to add an instruction AVG (i.e., average) to the LC-3b ISA. Its format will be



depending on whether the second operand is an immediate or the contents of a register. AVG will sum the n (n > 0) 16-bit integers in consecutive memory locations starting at the location specified by SR1, divide that sum by n, and load the result into DR, setting the condition codes. The value n is either an immediate value or the contents of SR2. Assume that the n integers are aligned in memory (i.e. SR1 holds an even number), and assume that DR, SR1, and SR2 (if SR2 is being used) all refer to different registers.

For this problem, you can assume no overflows will occur. Note: execution of this instruction will destroy the initial contents of SR1.

Your job: augment the LC-3b state machine, the data path and the microsequencer as necessary to add AVG to the LC-3b ISA.

Part a (8 points): The state machine (see page 6). From state 32 (the decoder) we go immediately to the eight states needed to carry out the work of the AVG instruction. One of the states has been specified for you, and another (state 39) has been partially specified. Your job is to complete the specifications of all the states and add the missing state numbers

## Part b (8 points):

The data path (see page 7). To implement AVG you will need additional structures. Four are shown in boldface on the data path diagram.

The DIVIDE UNIT takes two inputs X,Y and produces a result X/Y. The divide is a multi-cycle operation that latches X,Y internally in the first cycle, and signals completion with a DIV\_R (for Divide Ready) signal when done. The DIVIDE UNIT starts processing when the control signal DIV is asserted. Your job is to connect the DIVIDE UNIT to other elements of the data path as needed.

The CTR is a step-down counter. It can be loaded when a LD.CTR control signal is asserted, and it can be decremented when a DEC.CTR control signal is asserted. Your job is to connect it to other elements of the data path as needed.

Registers containing x0000 and x0002 have also been added to the data path. Your job is to connect it to other elements of the data path as needed.

Feel free to add tri-state devices for any signals you wish to put on the bus.

There is also a dashed box in the data path. Your job is to put in that box any other necessary structures (register or combinational logic) to complete the data path for implementing AVG.

**Part c (9 points):** The microsequencer (see page 8). The augmented state machine requires additional control provided by the microsequencer. **Your job is to augment the microsequencer.** You will need an additional COND bit, call it COND2, which will be used to modify J[5] and J[4] when necessary. The necessary OR gates have already been put in place. Add whatever additional logic structures you need.




Figure 1: State diagram for AVG instruction




Figure 2: Data path for AVG instruction




Figure 3: Microsequencer for AVG instruction