

# Ch. 4

Basic Components Proc. Mem, I/O, Control  
Instruction Processing.

## Components


ADD, AND, LD  
0001, 0101, 0010

Instructions F-D-


Instruction cycle Fetch, Decode, EA, Data, execute store

Control - State machine

Halt






MUL



1. Fetch
2. Pr. Op
3. Control

Transistor  
Invert  
NAND  
AND  
ADDN / MUX / DECODS  
LATCH  
KATD  
MEMORY  $2^2 \times 3$

3 input gates  
logically complete



FSM Asynch - TIC/TAC/TOS, Ballgame, Coke Machine, Lock


The computer: State machine




Push Pull  
μseq-control

Drive Sig:


Register



A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1



A	B	C	Q
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



A	B	C
0	0	0
0	1	0
1	0	0
1	1	0