

# **Computer Architecture: Fundamentals, Tradeoffs, Challenges**

## **Chapter 6: Physical Memory**

**Yale Patt**

**The University of Texas at Austin**

**Austin, Texas**

**Fall, 2022**

# Outline

- **The Storage hierarchy**

- Structures: Registers, L1/L2/L3... Cache, Memory, Disk, Tape
- Access: RAM, DASD, Sequential, CAM

- **Two important concepts**

- Interleaving
- Unaligned Access


- **Device Technology: Mag. Cores, SRAM, DRAM, NVM**

- **The DRAM chip**
  - Multiple Banks
  - Row Buffer

- **The Memory Controller**

- **Error Detection, Correction**

# The Storage Hierarchy



	L1	L2	L3	Memory	DISK	TAPE
CAPACITY	32KB	128KB and up	1MB and up	8MB - 32GB and TB	16GB to TB	INFINITE
Access Time	2 cycles	8 - 32 cycles	16 - 64 cycles	can be <u>50 nsec</u>	2.5 msec	INFINITE

Figure 6.1 STORAGE Hierarchy

Figure 6.2. Aligned and Unaligned ~~Data~~ Information






Figure 6.3  
Aligned Access

ALIGNED ACCESS

64 BYTES OF MEMORY  
 (32 BYTES CHIPS)




LD/ST	MAR[0]	W/B	ROT	SIGN EXTEND	LD	WEI	WEF
LD	0	W	0	0	1	0	0
LD	0	B	0	1	0	0	0
LD	1	W	X	X	0	0	0
LD	1	B	1	1	1	0	1
ST	0	W	0	X	0	0	0
ST	0	B	0	X	0	1	0
ST	1	W	X	X	0	0	1
ST	1	B	1	X	0	0	0

# Access (Unaligned)

6.4  
Figure ~~6.4~~

LD/ST MAR[0] W/B 1 <sup>st</sup> /2 <sup>nd</sup>				ROT	LD-HI	SEXT	LD-L	WE1	WE0
LD	+	W	1	1	*	X	1	0	0
LD	1	W	2	1	1	0	0	0	0
ST	1	W	1	1	0	X	0	1	0
ST	1	W	2	1	0	X	0	0	1

## LOAD



AFTER ① MDR | A | LOW.BYTE

AFTER ② MDR | HIGH BYTE | LOW BYTE

## STORE

MDR | HIGH BYTE | LOW BYTE

16








FIG. 6.5 Unaligned Access  
(32 Bit Boundary)



# Interleaving

Figure 6.6  
2 way  
Figure 6.6 A Go Interleaving

- 2-way interleaved (i.e., 2 banks)
- 64 bytes of memory, using 16 byte chips
- 16 bit bus supplied by one of the two banks



7 Interleaving, an important mechanism for performing vector instructions.

Figures 6.11.

~~Another example of interleaving~~


4 WAY INTERLEAVING

Access Takes Ten Cycles


STRIDE = 1

LENGTH = 6  
SIZE = 16 BITS

Memory is 64 BYTES



How Many Clock Cycles To Execute VLD V1, A




SIX ACCESSES

	INITIATE CYCLE	FINISH CYCLE
BANK 0	CYCLE 0	CYCLE 9
BANK 1	1	10
BANK 2	2	11
BANK 3	3	12
BANK 0	10	19
BANK 1	11	20



Figure 6.8. Memory Interleaving on CRAY 1

Access time is 11 clockcycles

∴ Interleaving is 16 way (16 Banks)





# The Devices and their Tradeoffs




	<b>SRAM</b>	<b>DRAM</b>	<b>NVM</b>
<b>Latency:</b>	<b>Low</b>	<b>High</b>	<b>Highest</b>
<b>Density:</b>	<b>Low</b>	<b>High</b>	<b>Highest</b>
<b>Persistence:</b>	<del>Static</del> No	<del>Dynamic</del> No	<del>Non-vol</del> YES
<b>Refresh:</b>	<b>No</b>	<b>Yes</b>	<b>No</b>

Figure 6.10


# The DRAM Array



# DRAM Memory



12  
Fig



# ***The Memory Controller***

- ***Determines which access to initiate***

- ***Bank information***
  - ***Row buffer open/closed, last access R/W***
  - ***Demand vs Prefetch***

- ***One per channel***

- ***Between the core and the DRAMs***

# Error Detection/Correction

- **Parity**

- Detects single bit errors
  - Errors must be statistically independent

EJBR

- **ECC**

- When detecting is not good enough
  - Corrects single bit errors
  - Errors must be statistically independent

EJRN

- **Checksum**

- For large numbers of bits transmitted
  - Errors are not statistically independent

AJRS

# *Parity*

- *Simplest mechanism*
- *Detects single bit errors if statistically independent*
- *Typically, for 8 bits of data, we transfer 9 bits*
- *The 9<sup>th</sup> bit is the XOR of the 8 information bits*
  - *Guarantees that the number of 1's transferred is even*
  - *At destination, count them. If odd, an error has occurred!*
  - *Retransmit!*

FIGURE 6~~13~~<sup>13</sup> ERROR DETECTION

EXAMPLE: 8 BITS OF DATA TO BE TRANSMITTED  
1 BIT IS NEEDED FOR DETECTION

9 BITS ARE TRANSMITTED — AN EVEN NO. OF 1's.

Ex. 1. 8 BITS OF DATA 10101010. 9<sup>TH</sup> BIT IS  $\emptyset$

Ex. 2. 8 BITS OF DATA 11100000 9<sup>TH</sup> BIT IS 1

# ECC

- **Error Correcting Codes (when detecting is not enough)**
- **Allows the correct information to be reconstructed**
- **We show by an example:**
  - We want to transfer  $n$  bits (let  $n=8$  in this example))
  - We specify  $n+\log n+1$  bits (i.e.,  $8+3+1$  bits) as follows, where  $D_i$  is a data bit, and  $P_i$  is one of the extra  $\log n+1$  bits.

*Bit:* 12 11 10 09 08 07 06 05 04 03 02 01  
D7 D6 D5 D4 P8 D3 D2 D1 P4 D0 P2 P1

*Note the bit number of each bit (e.g., D4 is Bit 9, in binary 1001):*

D7	D6	D5	D4	P8	D3	D2	D1	P4	D0	P2	P1
1	1	1	1	1	0	0	0	0	0	0	0
1	0	0	0	0	1	1	1	1	0	0	0
0	1	1	0	0	1	1	0	0	1	1	0
0	1	0	1	0	1	0	1	0	1	0	1

# ECC (continued)

- ***Continuing...***

- ***We form four parity (i.e., XOR) functions, one for each row, XORing the bits in each row that has a 1 in its entry.***  
***For example,  $P_8 = \text{XOR}(D_7, D_6, D_5, D_4)$***   
***For example,  $P_4 = \text{XOR}(D_7, D_3, D_2, D_1)$***
- ***At the destination, the four parity functions are examined***
- ***If any gave an odd number of 1s, it must have been caused by the bit that transmitted in error.***
- ***We identify that bit by its “bit number,” and correct it!***  
***e.g., if  $D_4$  flipped, it would cause parity errors for  $P_8$  and  $P_1$ , but not  $P_4$  or  $P_2$ .  $P_8(1), P_4(0), P_2(0), P_1(1)$  identifies 1001, the bit number for  $D_4$ , so we can correct it.***

Figure 6. <sup>14</sup>~~6~~. Error Correction



Example: 8 Bits Of Data To Be Transferred  
4 Parity Bits Are Needed For Correction

BIT:	12	11	10	9	8	7	6	5	4	3	2	1
	D7	D6	D5	D4	P8	D3	D2	D1	P4	D6	P2	P1
PARITY/8	*	*	*	*	*			*	*	*	*	
PARITY 4	*					*	*	*	*	*	*	
PARITY 2		*	*			*	*	*		*	*	*
PARITY 1			*			*		*				*

# **Checksum**

- ***When the probability of error is not statistically independent***
- ***and there is likely to be a burst of bits in error***
- ***Original scheme: use a linear feedback shift register***
  - ***Input bit-serial the information to be transferred***
  - ***Output the bits from the shift register***
  - ***After the input has been output, output the content of LFSR***
  - ***At the destination, repeat the process***
  - ***If an error occurred, it will show up in the LFSR***

FIGURE 6.<sup>15</sup> CHECKSUM FOR DETECTING BURST ERRORS



***Todah!***