






Vector address	Exception type	Exception mode	Priority (1=high, 6=low
0x0	Reset	Supervisor (SVC)	
thic4	Undefined Instruction	Undef	6
0x8	Software Interrupt (SWI)	Supervisor (SVC)	6
0xC	Prefetch Abort	Abort	5
0x10	Data Abort	Abort	2
0x14	Reserved	Not applicable	Not applicable
0x18	Interrupt (IRQ)	Interrupt (IRQ)	4
0x1C	Fast Interrupt (FIQ)	Fast Interrupt (FIQ)	3













	Supports fast and normal interrupts Selects normal or fast interrupt request from any interrupt source Indicates pending interrupt sources via a register for normal and fast interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source	The AIT	C performs the following functions:
Selects normal or fast interrupt request from any interrupt source Indicates pending interrupt sources via a register for normal and fast interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupt	Selects normal or fast interrupt request from any interrupt source Indicates pending interrupt sources via a register for normal and fast interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupts	Suppor	ts up to 64 interrupt sources
Indicates pending interrupt sources via a register for normal and fast interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupt	Indicates pending interrupt sources via a register for normal and fast interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupts	Suppor	ts fast and normal interrupts
interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupt	interrupts Indicates highest priority interrupt number via register (can be used as a table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupts	Selects	normal or fast interrupt request from any interrupt source
table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupt	table index) Independently enable or disable any interrupt source Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupts		
 Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupt 	 Provides a mechanism for software to schedule an interrupt Supports up to 16 software controlled priority levels for normal interrupts 		
- Supports up to 16 software controlled priority levels for normal interrupt	- Supports up to 16 software controlled priority levels for normal interrupts	- Indepe	ndently enable or disable any interrupt source
		- Provide	s a mechanism for software to schedule an interrupt
and priority masking			· · · · · · · · · · · · · · · · · · ·







EE382N-4 Embedded Systems Architectu

Details of the AITC Operation

- The interrupt controller consists of a set of control registers and associated logic to perform interrupt masking, and priority support of normal interrupts.
- The interrupt source registers (INTSRCH / INTSRCL) are a pair of 32-bit status registers with a single interrupt source associated with each of the 64 bits.
- An interrupt line or set of interrupt lines are routed from each interrupt source to the INTSRCH or INTSRCL register. This allows up to 64 distinct interrupt sources in an implementation. Interrupt requests may be forced to be asserted by way of the interrupt force registers (INTFRCH / INTFRCL).
- Each bit in this register is logically "OR-ed" with the corresponding hardware request line prior to feeding the INTSRCH or INTSRCL register inputs.

EE382N-4 Embedded Systems Architecture

Details of the AITC Operation (cont)

There is a corresponding set of interrupt enable registers (INTENABLEH / INTENABLEL), also 32-bits wide which allow individual bit masking of the INTSRCH / INTSRCL registers. There is also a corresponding set of interrupt type register (INTTYPEH / INTTYPEL) which selects whether an interrupt source will generate a normal or fast interrupt to the ARM926EJ-S core.

12/2010

EE38


EE382N-4 Embedded Systems Architecture

GPIO Interrupts on the iMX21


- Every general purpose input can be configured as an interrupt and each interrupt can be defined as either:
- rising-edge triggered
- falling-edge triggered
- level sensitive
- The interrupts can be masked using a 32-bit mask register.
- Two levels of interrupt masking are provided. Interrupts can be individually masked at the bit level or at the port level.
- The interrupt status register bits corresponding to the interrupts waiting for service are stored as a value of 1. The interrupt status register is Write 1 to Clear (w1c).


12/2010


18




























Bos and Don'ts of Interrupt Handlers

It's a programming offense if your interrupt context code goes to sleep. Interrupt handlers cannot relinquish the processor by calling sleepy functions such as schedule_timeout().

For protecting critical sections inside interrupt handlers, you can't use mutexes because they may go to sleep. Use spinlocks instead, and use them only if you must.


Interrupt handlers are supposed to get out of the way quickly but are expected to get the job done. To circumvent this Catch-22, interrupt handlers split their work into two halves: top (slim) and bottom (fat).


You do NOT need to design interrupt handlers to be reentrant. When an interrupt handler is running, the corresponding IRQ is disabled until the handler returns.

Interrupt handlers can be interrupted by handlers associated with IRQs that have higher priority. You can prevent this nested interruption by specifically requesting the kernel to treat your interrupt handler as a fast handler.

From: Essential Linux Device Drivers - Venkateswar

EE382N-4 Embedded Systems Architecture






```
Writing an Interrupt Handler for PF16 on iMX21 (cont)

Interrupt Handler FLAGS

The SA_DISABLED flag specifies that this interrupt handler has to be treated as a fast handler, so the kernel has to disable interrupts while invoking the handler.

SA_TRIGGER_RISING announces that the pulse input generates a rising edge on the interrupt line when it wants to signal an interrupt. In other words, the pulse input is an edge-sensitive device. Some devices are instead level-sensitive and keep the interrupt line asserted until the CPU services it. To flag an interrupt as level-sensitive, use the SA_TRIGGER_HIGH flag.
```



```
Asynchronous Notification
  Polling is inefficient for asynchronous events such as interrupts.
  Solution: Asynchronous notification
    Application receives a signal whenever data becomes available
    Two steps
      Specify a process as the owner of the file (so that the kernel knows whom to
       notify)

    Set the FASYNC flag in the device via fcntl() command from the user application

       system calls:
         /* create a signal handler */
            signal(SIGIO, &input_handler);
         /* set current pid the owner of the stdin */
            fcntl(FILE_DESCRIPTOR, F_SETOWN, getpid());
         /* obtain the current file control flags */
oflags = fcntl(FILE_DESCRIPTOR, F_GETFL);
          /* set the asynchronous flag */
            fcntl(FILE_DESCRIPTOR, F_SETFL, oflags | FASYNC);
```

```
Registering the FILE_DESCRIPTOR


The character device that is used by user application needs to be registered when the kernel driver is initialized.


Redfine FPGA_MAJOR 245
Redfine MODULE_NAME "fpga_int"
static int _init init_interrupt_arm(void) {


if (register_chredv[FPGA_MAJOR, MODULE_NAME, &fpga_fops)) {
    printit(*fpga_int: unable to get major %id. ABORTING(\frac{1}{2}W, *PPGA_MAJOR);
    return -EBUSY;
    }


The /dev/fgpa_int device is assigned to 245,0
    Use 'mknod /dev/fpga_int 245 0' to generate the node


The &fpga_ops pointer is used to point to the routines that are called when the device is accessed from the user application.
```














```
main_loop() routine

This while loop emulates a program running the main loop i.e. sleep(). The main loop is interrupted when the SIGIO signal is received.

while(1) {
    /* this only returns if a signal arrives */ sleep(86400); */ one day */ if (Idet_int) continue;
    num_int++; // count the number of interrupts DEBUG ONLY printf("mon_interrupt: Number of interrupts detected: %d\n*, num_int);
    det_int=0; // Reset flag for next loop
}
```