







MSPM0G3507, MSPM0G3506, MSPM0G3505 SLASEX6A - FEBRUARY 2023 - REVISED JUNE 2023

MSPM0G350x Mixed-Signal Microcontrollers With CAN-FD Interface

1 Features

Core

 Arm® 32-bit Cortex®-M0+ CPU with memory protection unit, frequency up to 80 MHz

Operating characteristics

- Extended temperature: –40°C up to 125°C
- Wide supply voltage range: 1.62 V to 3.6 V

Memories

- Up to 128KB of flash memory with error correction code (ECC)
- Up to 32KB of ECC protected SRAM with hardware parity

High-performance analog peripherals

- Two simultaneous sampling 12-bit 4-Msps analog-to-digital converters (ADCs) with up to 17 external channels
 - 14-bit effective resolution at 250-ksps with hardware averaging
- One 12-bit 1-MSPS digital-to-analog converter with integrated output buffer (DAC)
- Two zero-drift zero-crossover chopper op-amps (OPA)
 - 0.5-µV/°C drift with chopping
 - Integrated programmable gain stage, up to
- One general-purpose amplifier (GPAMP)
- Three high-speed comparators (COMP) with 8bit reference DACs
 - 32-ns propagation delay in high-speed
 - Support low-power mode operation down to <1 µA
- Programmable analog connections between ADC, OPAs, COMP and DAC
- Configurable 1.4-V or 2.5-V internal shared voltage reference (VREF)
- Integrated temperature sensor

Optimized low-power modes

- RUN: 96 μA/MHz (CoreMark)
- SLEEP: 458 µA at 4 MHz
- STOP: 47 μA at 32 kHz
- STANDBY: 1.5 μA with RTC and SRAM
- SHUTDOWN: 78 nA with IO wake-up capability

Intelligent digital peripherals

- 7-channel DMA controller
- Math accelerator supports DIV, SQRT, MAC and TRIG computations
- Seven timers supports up to 22 PWM channels
 - One 16-bit general-purpose timer

- One 16-bit general-purpose timer supports
- Two 16-bit general-purpose timers support low-power operation in STANDBY mode
- One 32-bit high-resolution general-purpose
- Two 16-bit advanced timers with deadband support up to 12 PWM channels
- Two window-watchdog timers
- RTC with alarm and calendar mode

Enhanced communication interfaces

- Four UART interfaces; one supports LIN, IrDA, DALI, Smart Card, Manchester, and three support low-power operation in STANDBY mode
- Two I²C interfaces support up to FM+ (1 Mbit/s), SMBus/PMBus, and wakeup from STOP mode
- Two SPIs, one SPI supports up to 32 Mbits/s
- One Controller Area Network (CAN) interface supports CAN 2.0 A or B and CAN-FD

Clock system

- Internal 4- to 32-MHz oscillator with up to ±1.2% accuracy (SYSOSC)
- Phase-locked loop (PLL) up to 80 MHz
- Internal 32-kHz low-frequency oscillator (LFOSC) with ±3% accuracy
- External 4- to 48-MHz crystal oscillator (HFXT)
- External 32-kHz crystal oscillator(LFXT)
- External clock input

Data integrity and encryption

- Cyclic redundancy checker (CRC-16, CRC-32)
- True random number generator (TRNG)
- AES encryption with 128 or 256-bit key

Flexible I/O features

- Up to 60 GPIOs
 - Two 5-V tolerant IOs
 - Two high-drive IOs with 20-mA drive strength

Development support

2-pin serial wire debug (SWD)

Package options

- 64-pin LQFP
- 48-pin LQFP, VQFN
- 32-pin VQFN
- 28-pin VSSOP

Family members (also see *Device Comparison*)

MSPM0G3505: 32KB flash, 16KB RAM

MSPM0G3506: 64KB flash, 32KB RAM

MSPM0G3507: 128KB flash, 32KB RAM



- Development kits and software (also see Tools and Software)
 - LP-MSPM0G3507 LaunchPad[™] development kit
 - MSP Software Development Kit (SDK)

2 Applications

- Motor control
- Home appliances
- · Uninterruptible power supplies and inverters

- · Electronic point of sale systems
- · Medical and healthcare
- Test and measurement
- Factory automation and control
- Industrial transport
- · Grid infrastructure
- · Smart metering
- Communication modules
- Lighting

3 Description

MSPM0G350x microcontrollers (MCUs) are part of the MSP highly integrated, ultra-low-power 32-bit MCU family based on the enhanced Arm[®] Cortex[®]-M0+ 32-bit core platform operating at up to 80-MHz frequency. These cost-optimized MCUs offer high-performance analog peripheral integration, support extended temperature ranges from -40°C to 125°C, and operate with supply voltages ranging from 1.62 V to 3.6 V.

The MSPM0G350x devices provide up to 128KB embedded flash program memory with built-in error correction code (ECC) and up to 32KB SRAM with ECC and hardware parity option. These MCUs also incorporate a memory protection unit, 7-channel DMA, math accelerator, and a variety of high-performance analog peripherals such as two 12-bit 4-Msps ADCs, configurable internal shared voltage reference, one 12-bit 1-Msps DAC, three high speed comparators with built-in reference DACs, two zero-drift zero-crossover op-amps with programmable gain, and one general-purpose amplifier. These devices also offer intelligent digital peripherals such as two 16-bit advanced control timers, five general-purpose timers (with one 16-bit general-purpose timer for QEI interface, two 16-bit general-purpose timers for STANDBY mode, and one 32-bit general-purpose timer), two windowed-watchdog timers, and one RTC with alarm and calendar modes. These devices provide data integrity and encryption peripherals (AES, CRC, TRNG) and enhanced communication interfaces (four UART, two I2C, two SPI, CAN 2.0/FD).

The TI MSPM0 family of low-power MCUs consists of devices with varying degrees of analog and digital integration allowing for customers find the MCU that meets their project's needs. The MSPM0 MCU platform combines the Arm Cortex-M0+ platform with a holistic ultra-low-power system architecture, allowing system designers to increase performance while reducing energy consumption.

MSPM0G350x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get the design started quickly. Development kits include a LaunchPad available for purchase. TI also provides a free MSP Software Development Kit (SDK), which is available as a component of Code Composer Studio™ IDE desktop and cloud version within the TI Resource Explorer. MSPM0 MCUs are also supported by extensive online collateral, training with MSP Academy, and online support through the TI E2E™ support forums.

For complete module descriptions, see the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

CAUTION

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See *MSP430™ System-Level ESD Considerations* for more information. The principles in this application note are applicable to MSPM0 MCUs.



4 Functional Block Diagram

Figure 4-1 shows the MSPM0G350x functional block diagram.




Figure 4-1. MSPM0G350x Functional Block Diagram



Table of Contents

1 Features	1	8.8 Flash Memory	60
2 Applications	<mark>2</mark>	8.9 SRAM	61
3 Description		8.10 GPIO	61
4 Functional Block Diagram		8.11 IOMUX	61
5 Device Comparison		8.12 ADC	61
6 Pin Configuration and Functions		8.13 Temperature Sensor	62
6.1 Pin Diagrams		8.14 VREF	62
6.2 Pin Attributes		8.15 COMP	62
6.3 Signal Descriptions		8.16 DAC	64
6.4 Connections for Unused Pins	27	8.17 OPA	64
7 Specifications	28	8.18 GPAMP	65
7.1 Absolute Maximum Ratings		8.19 TRNG	65
7.2 ESD Ratings	28	8.20 AES	65
7.3 Recommended Operating Conditions	28	8.21 CRC	65
7.4 Thermal Information		8.22 MATHACL	66
7.5 Supply Current Characteristics	30	8.23 UART	66
7.6 Power Supply Sequencing	31	8.24 I2C	67
7.7 Flash Memory Characteristics	32	8.25 SPI	67
7.8 Timing Characteristics	33	8.26 CAN-FD	67
7.9 Clock Specifications	34	8.27 WWDT	68
7.10 Digital IO	37	8.28 RTC	68
7.11 Analog Mux VBOOST	39	8.29 Timers (TIMx)	68
7.12 ADC		8.30 Device Analog Connections	70
7.13 Temperature Sensor		8.31 Input/Output Diagrams	71
7.14 VREF		8.32 Serial Wire Debug Interface	72
7.15 Comparator (COMP)	42	8.33 Boot Strap Loader (BSL)	
7.16 DAC		8.34 Device Factory Constants	72
7.17 GPAMP	44	8.35 Identification	
7.18 OPA	45	9 Applications, Implementation, and Layout	74
7.19 I2C	47	9.1 Typical Application	
7.20 SPI	48	10 Device and Documentation Support	75
7.21 UART	50	10.1 Getting Started and Next Steps	75
7.22 TIMx	50	10.2 Device Nomenclature	
7.23 TRNG		10.3 Tools and Software	
7.24 Emulation and Debug		10.4 Documentation Support	77
8 Detailed Description	<mark>52</mark>	10.5 Support Resources	
8.1 CPU		10.6 Trademarks	
8.2 Operating Modes		10.7 Electrostatic Discharge Caution	
8.3 Power Management Unit (PMU)		10.8 Glossary	<mark>77</mark>
8.4 Clock Module (CKM)		11 Mechanical, Packaging, and Orderable	
8.5 DMA	55	Information	
8.6 Events		12 Revision History	78
8.7 Memory	<mark>57</mark>		



5 Device Comparison

Device Comparison Table

DEVICE NAME (1) (4)	FLASH / SRAM (KB)	QUAL ⁽²⁾	MATH ACCEL	ADC / CHAN	СОМР	DAC	ОРА	GPAMP	UART/I2C/SPI	CAN	TIMA	TIMG	GPIO	PACKAGE [PACKAGE SIZE] ⁽³⁾
MSPM0G3505xPM	32 / 16													
MSPM0G3506xPM	64 / 32	s	Y	2 / 17	3	1	2	1	4/2/2	1	2	5	60	64 LQFP [12 mm × 12 mm]
MSPM0G3507xPM	128 / 32													[12 11111 11 12 11111]
MSPM0G3505xPT	32 / 16													
MSPM0G3506xPT	64 / 32	S	Y	2 / 16	3	1	2	1	4/2/2	1	2	5	44	48 LQFP [9 mm × 9 mm]
MSPM0G3507xPT	128 / 32													[o mm ·· o mm]
MSPM0G3505xRGZ	32 / 16													
MSPM0G3506xRGZ	64 / 32	s	Y	2 / 16	3	1	2	1	4/2/2	1	2	5	44	48 VQFN [7 mm × 7 mm]
MSPM0G3507xRGZ	128 / 32													[r time w r time]
MSPM0G3505xRHB	32 / 16													
MSPM0G3506xRHB	64 / 32	s	Y	2 / 11	3	1	2	1	4/2/2	1	2	5	28	32 VQFN [5 mm × 5 mm]
MSPM0G3507xRHB	128 / 32													[o mm · o mm]
MSPM0G3505xDGS28	32 / 16													
MSPM0G3506xDGS28	64 / 32	S	Y	2 / 11	3	1	2	1	4/2/2	1	2	5	24	28 VSSOP [7.1 mm × 3 mm]
MSPM0G3507xDGS28	128 / 32													[7.1 111117 11 0 111111]

- (1) For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 11, or see the TI website.
- (2) Device Qualifications:
 - $S = -40^{\circ}C$ to $125^{\circ}C$
- (3) The package size (length × width) is a nominal value and includes pins, where applicable. For the package dimensions with tolerances, see Section 11.
- (4) For more information about the device name, see Section 10.2



6 Pin Configuration and Functions

The System Configuration tool provides a graphical interface to enable, configurable, and generate initialization code for pin multiplexing and simplifying pin settings. The pin diagrams shown in the data sheet show the primary peripheral functions, some of the integrated device features, and available clock signals to simplify the device pinout.

For full descriptions of the pin functions, see the Pin Attributes and Signal Descriptions sections.

6.1 Pin Diagrams




Figure 6-1. Pin Diagram Color Coding






Figure 6-2. 64-Pin PM (LQFP) (Top View)




Figure 6-3. 48-Pin PT (LQFP) (Top View)






Figure 6-4. 48-Pin RGZ (VQFN) (Top View)





Figure 6-5. 32-Pin RHB (VQFN) (Top View)





For full pin configuration and functions for each package option, refer to Pin Attributes and Signal Descriptions.

Figure 6-6. 28-Pin DGS28 (VSSOP) (Top View)

Note



6.2 Pin Attributes

The following table describes the functions available on every pin for each device package.

Note

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired *Pin Function* using the PINCM.PF control bits.

Table 6-1. Pin Attributes

			SIGNAL NAMES	Р	IN NU	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
N/A			VDD	40	6	4	7	Power
N/A			VSS	41	7	5	8	Power
N/A			VCORE	32	48	32	3	Power
N/A			NRST	38	4	3	6	Reset
1	PA0		UART0_TX [2] / I2C0_SDA [3] / TIMA0_C0 [4] / TIMA_FAL1 [5] / TIMG8_C1 [6] / FCC_IN [7]	33	1	1	4	5V Tol. Open-Drain
2	PA1		UART0_RX [2] / I2C0_SCL [3] / TIMA0_C1 [4] / TIMA_FAL2 [5] / TIMG8_IDX [6] / TIMG8_C0 [7]	34	2	2	5	5V Tol. Open-Drain
3	PA28		UART0_TX [2] / I2C0_SDA [3] / TIMA0_C3 [4] / TIMA_FAL0 [5] / TIMG7_C0 [6] / TIMA1_C0 [7]	35	3	_	_	High-Drive
4	PA29		I2C1_SCL [2] / UART2_RTS [3] / TIMG8_C0 [4] / TIMG6_C0 [5]	36	-	_	_	Standard
5	PA30		I2C1_SDA [2] / UART2_CTS [3] / TIMG8_C1 [4] / TIMG6_C1 [5]	37	-	-	-	Standard
6	PA31		UART0_RX [2] / I2C0_SCL [3] / TIMA0_C3N [4] / TIMG12_C1 [5] / CLK_OUT [6]/ TIMG7_C1 [7] / TIMA1_C1 [8]	39	5	_	_	High-Drive
7	PA2	ROSC	TIMG8_C1 [2] / SPI0_CS0 [3] / TIMG7_C1 [4] / SPI1_CS0 [5]	42	8	6	9	Standard
8	PA3	LFXIN	TIMG8_C0 [2] / SPI0_CS1 [3] / UART2_CTS [4] / TIMA0_C2 [5] / COMP1_OUT [6] / TIMG7_C0 [7] / TIMA0_C1 [8] / I2C1_SDA [9]	43	9	7	10	Standard
9	PA4	LFXOUT	TIMG8_C1 [2] / SPI0_POCI [3] / UART2_RTS [4] / TIMA0_C3 [5] / LFCLK_IN [6] / TIMG7_C1 [7] / TIMA0_C1N [8] / I2C1_SCL [9]	44	10	8	11	Standard
10	PA5	HFXIN	TIMG8_C0 [2] / SPI0_PICO [3] / TIMA_FAL1 [4] / TIMG0_C0 [5] / TIMG6_C0 [6] / FCC_IN [7]	45	11	9	12	Standard
11	PA6	HFXOUT	TIMG8_C1 [2] / SPI0_SCK [3] / TIMA_FAL0 [4] / TIMG0_C1 [5] / HFCLK_IN [6] / TIMG6_C1 [7] / TIMA0_C2N [8]	46	12	10	13	Standard
12	PB0		UART0_TX [2] / SPI1_CS2 [3] / TIMA1_C0 [4] / TIMA0_C2 [5]	47	_	_	_	Standard
13	PB1		UART0_RX [2] / SPI1_CS3 [3] / TIMA1_C1 [4] / TIMA0_C2N [5]	48	_	_	_	Standard
14	PA7		COMP0_OUT [2] / CLK_OUT [3] / TIMG8_C0 [4] / TIMA0_C2 [5] / TIMG8_IDX [6] / TIMG7_C1 [7] / TIMA0_C1 [8]	49	13	11	_	Standard
15	PB2		UART3_TX [2] / UART2_CTS [3] / I2C1_SCL [4] / TIMA0_C3 [5] / UART1_CTS [6] / TIMG6_C0 [7] / TIMA1_C0 [8]	50	14	_	_	Standard



Table 6-1. Pin Attributes (continued)

			SIGNAL NAMES	Р	IN NU	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
16	PB3		UART3_RX [2] / UART2_RTS [3] / I2C1_SDA [4] / TIMA0_C3N[5] / UART1_RTS [6] / TIMG6_C1 [7] / TIMA1_C1 [8]	51	15	_	_	Standard
17	PB4		UART1_TX [2] / UART3_CTS [3] / TIMA1_C0 [4] / TIMA0_C2 [5] / TIMA1_C0N [6]	52	_	-	_	Standard
18	PB5		UART1_RX [2] / UART3_RTS [3] / TIMA1_C1 [4] / TIMA0_C2N [5] / TIMA1_C1N [6]	53	-	-	_	Standard
19	PA8		UART1_TX [2] / SPI0_CS0 [3] / UART0_RTS [4] / TIMA0_C0 [5] / TIMA1_C0N [6]	54	16	12	_	Standard
20	PA9		UART1_RX [2] / SPI0_PICO [3] / UART0_CTS [4] / TIMA0_C1 [5] / RTC_OUT [6] / TIMA0_C0N [7] / TIMA1_C1N [8] / CLK_OUT [9]	55	17	13	14	High- Speed
21	PA10		UARTO_TX [2] / SPI0_POCI [3] / I2C0_SDA [4] / TIMA1_C0 [5] / TIMG12_C0 [6] / TIMA0_C2 [7] / I2C1_SDA [8] / CLK_OUT [9]	56	18	14	15	High-Drive
22	PA11		UARTO_RX [2] / SPIO_SCK [3] / I2CO_SCL [4] / TIMA1_C1 [5] / COMPO_OUT [6]/ TIMA0_C2N [7] / I2C1_SCL [8]	57	19	15	16	High-Drive
23	PB6		UART1_TX [2] / SPI1_CS0 [3] / SPI0_CS1 [4] / TIMG8_C0 [5] / UART2_CTS [6] / TIMG6_C0 [7] / TIMA1_C0N [8]	58	20	-	_	Standard
24	PB7		UART1_RX [2] / SPI1_POCI [3] / SPI0_CS2 [4] / TIMG8_C1 [5] / UART2_RTS [6] / TIMG6_C1 [7] / TIMA1_C1N [8]	59	21	_	_	Standard
25	PB8		UART1_CTS [2] / SPI1_PICO [3] / TIMA0_C0 [4] / COMP1_OUT [5]	60	22	_	_	Standard
26	PB9		UART1_RTS [2] / SPI1_SCK [3] / TIMA0_C1 [4] / TIMA0_C0N [5]	61	23	_	_	Standard
27	PB10		TIMG0_C0 [2] / TIMG8_C0 [3] / COMP1_OUT [4] / TIMG6_C0 [5]	62	_	-	_	Standard
28	PB11		TIMG0_C1 [2] / TIMG8_C1 [3] / CLK_OUT [4] / TIMG6_C1 [5]	63	_	-	_	Standard
29	PB12		UART3_TX [2] / TIMA0_C2 [3] / TIMA_FAL1 [4] / TIMA0_C1 [5]	64	_	_	_	Standard
30	PB13		UART3_RX [2] / TIMA0_C3 [3] / TIMG12_C0 [4] / TIMA0_C1N [5]	1	_	_	_	Standard
31	PB14		SPI1_CS3 [2] / SPI1_POCI [3] / SPI0_CS3 [4] / TIMG12_C1 [5] / TIMG8_IDX [6] / TIMA0_C0 [7]	2	24	-	_	Standard
32	PB15		UART2_TX [2] / SPI1_PICO [3] / UART3_CTS [4] / TIMG8_C0 [5] / TIMG7_C0 [6]	3	25	-	_	Standard
33	PB16		UART2_RX [2] / SPI1_SCK [3] / UART3_RTS [4] / TIMG8_C1 [5] / TIMG7_C1 [6]	4	26	_	_	Standard
34	PA12		UART3_CTS [2] / SPI0_SCK [3] / TIMG0_C0 [4] / CAN_TX [5] / TIMA0_C3 [6] / FCC_IN [7]	5	27	16	_	High- Speed
35	PA13	COMP0_IN2-	UART3_RTS [2] / SPI0_POCI [3] / UART3_RX [4] / TIMG0_C1 [5] / CAN_RX [6] / TIMA0_C3N [7]	6	28	17	_	High- Speed
36	PA14	COMP0_IN2+ / A0_12	UARTO_CTS [2] / SPIO_PICO [3] / UART3_TX [4] / TIMG12_C0 [5] / CLK_OUT [6]	7	29	18	17	High- Speed



Table 6-1. Pin Attributes (continued)

			Table 6-1. Pin Attributes (continued) SIGNAL NAMES	P	IN NU	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
37	PA15	A1_0 / DAC_OUT / OPA0_IN2+ / OPA1_IN2+/ COMP0_IN3+ / COMP1_IN3+	UART0_RTS [2] / SPI1_CS2 [3] / I2C1_SCL [4] / TIMA1_C0 [5] / TIMG8_IDX [6] / TIMA1_C0N [7] / TIMA0_C2 [8]	8	30	19	18	Standard
38	PA16	A1_1 / OPA1_OUT	COMP2_OUT [2] / SPI1_POCI [3] / I2C1_SDA [4] / TIMA1_C1 [5] / TIMA1_C1N [6] / TIMA0_C2N [7] / FCC_IN [8]	9	31	20	19	Standard
39	PA17	A1_2 / OPA1_IN1- / COMP0_IN1-	UART1_TX [2] / SPI1_SCK [3] / I2C1_SCL [4] / TIMA0_C3 [5] / TIMG7_C0 [6] / TIMA1_C0 [7]	10	32	21	20	Standard with wake ⁽²⁾
40	PA18	A1_3 / OPA1_IN1+ / COMP0_IN1+ / GPAMP_IN-	UART1_RX [2] / SPI1_PICO [3] / I2C1_SDA [4] / TIMA0_C3N [5] / TIMG7_C1 [6] / TIMA1_C1 [7]	11	33	22	21	Standard with wake ⁽²⁾
41	PA19		SWDIO [2]	12	34	23	22	High- Speed
42	PA20		SWCLK [2]	13	35	24	23	Standard
43	PB17	A1_4 / COMP1_IN2-	UART2_TX [2] / SPI0_PICO [3] / SPI1_CS1 [4] / TIMA1_C0 [5] / TIMA0_C2 [6]	14	36	_	_	Standard
44	PB18	A1_5 / COMP1_IN2+	UART2_RX [2] / SPI0_SCK [3] / SPI1_CS2 [4] / TIMA1_C1 [5] / TIMA0_C2N [6]	15	37	_	_	Standard
45	PB19	A1_6 / COMP2_IN1+ / OPA1_IN0+	COMP2_OUT [2] / SPI0_POCI [3] / TIMG8_C1 [4] / UART0_CTS [5] / TIMG7_C1 [6]	16	38	-	_	Standard
46	PA21	A1_7 / COMP2_IN1- / VREF-	UART2_TX [2] / TIMG8_C0 [3] / UART1_CTS [4] / TIMA0_C0 [5] / TIMG6_C0 [6]	17	39	25	24	Standard
47	PA22	A0_7 / GPAMP_OUT / OPA0_OUT	UART2_RX [2] / TIMG8_C1 [3] / UART1_RTS [4] / TIMA0_C1 [5] / CLK_OUT [6] / TIMA0_C0N [7] / TIMG6_C1 [8]	18	40	26	25	Standard
48	PB20	A0_6 / OPA1_IN0-	SPI0_CS2 [2] / SPI1_CS0 [3] / TIMA0_C2 [4] / TIMG12_C0 [5] / TIMA_FAL1 [6] / TIMA0_C1 [7] / TIMA1_C1N [8]	19	41	_	_	Standard
49	PB21	COMP2_IN0+	SPI1_POCI [2] / TIMG8_C0 [3]	20	-	-	-	Standard
50	PB22	COMP2_IN0-	SPI1_PICO [2] / TIMG8_C1 [3]	21	_	_	_	Standard
51	PB23		SPI1_SCK [2] / COMP0_OUT [3] / TIMA_FAL0 [4]	22	_	_	_	Standard
52	PB24	A0_5 / COMP1_IN1+	SPI0_CS3 [2] / SPI0_CS1 [3] / TIMA0_C3 [4] / TIMG12_C1 [5] / TIMA0_C1N [6] / TIMA1_C0N [7]	23	42	_	_	Standard
53	PA23	COMP1_IN1- / VREF+	UART2_TX [2] / SPI0_CS3 [3] / TIMA0_C3 [4] / TIMG0_C0 [5] / UART3_CTS [6] / TIMG7_C0 [7]/ TIMG8_C0 [8]	24	43	27	26	Standard
54	PA24	A0_3 / OPA0_IN1-	UART2_RX [2] / SPI0_CS2 [3] / TIMA0_C3N [4] / TIMG0_C1 [5] / UART3_RTS [6] / TIMG7_C1 [7] / TIMA1_C1 [8]	25	44	28	27	Standard
55	PA25	A0_2 / OPA0_IN1+	UART3_RX [2] / SPI1_CS3 [3] / TIMG12_C1 [4] / TIMA0_C3 [5] / TIMA0_C1N [6]	26	45	29	28	Standard
56	PB25	A0_4	UART0_CTS [2] / SPI0_CS0 [3] / TIMA_FAL2 [4]	27	_	_	_	Standard
57	PB26	COMP1_IN0+	UART0_RTS [2] / SPI0_CS1 [3] / TIMA0_C3 [4] / TIMG6_C0 [5] / TIMA1_C0 [6]	28	_	_	_	Standard
58	PB27	COMP1_IN0-	COMP2_OUT [2] / SPI1_CS1 [3] / TIMA0_C3N [4] / TIMG6_C1 [5] / TIMA1_C1 [6]	29	_	_	_	Standard



Table 6-1. Pin Attributes (continued)

			SIGNAL NAMES	Р	IN NL	JMBE	R	
PINCMx	PIN NAME	ANALOG	DIGITAL [PIN FUNCTION] (1)	64 LQFP	48 LQFP, VQFN	32 VQFN	28 VSSOP	IO STRUCTU RE
59	PA26	A0_1 / COMP0_IN0+ / OPA0_IN0+ / GPAMP_IN+	UART3_TX [2] / SPI1_CS0 [3] / TIMG8_C0 [4] / TIMA_FAL0 [5] / CAN_TX [6] / TIMG7_C0 [7]	30	46	30	1	Standard
60	PA27	A0_0 / COMP0_IN0- / OPA0_IN0-	RTC_OUT [2] / SPI1_CS1 [3] / TIMG8_C1 [4] / TIMA_FAL2 [5] / CAN_RX [6] / TIMG7_C1 [7]	31	47	31	2	Standard

- (1) PINCM.PF and PINCM.PC in IOMUX should be set to 0 for analog functions (i.e. OPA inputs/outputs, COMP inputs, etc.). Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) which allows users to configure the desired Pin Function using the PINCM.PF control bits.
- (2) Standard with Wake allows the I/O to wake up the device from the lowest low-power mode of SHUTDOWN. All I/O can be configured to wakeup the MCU from higher low-power modes. See section *GPIO FastWake* in the *MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual* for details.

Table 6-2. Digital IO Features by IO Type

IO STRUCTURE	INVERSION CONTROL	DRIVE STRENGTH CONTROL	HYSTERESIS CONTROL	PULLUP RESISTOR	PULLDOWN RESISTOR	WAKEUP LOGIC
Standard drive	Y			Υ	Y	
Standard drive with wake ⁽²⁾	Y			Y	Y	Y
High drive	Y	Y		Y	Y	Y
High speed	Y	Y		Y	Y	
5-V tolerant open drain	Y		Y		Y	Y

6.3 Signal Descriptions

Table 6-3. Signal Descriptions

	SIGNAL		PIN	NO. ⁽¹⁾		PIN TYPE	
FUNCTION	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	DESCRIPTION
	A0_0	31	47	31	2	I	ADC0 analog input 0
	A0_1	30	46	30	1	I	ADC0 analog input 1
	A0_2	26	45	29	28	I	ADC0 analog input 2
	A0_3	25	44	28	27	I	ADC0 analog input 3
	A0_4	27	_	_	_	I	ADC0 analog input 4
	A0_5	23	42	_	_	I	ADC0 analog input 5
	A0_6	19	41	_	_	I	ADC0 analog input 6
	A0_7	18	40	26	25	I	ADC0 analog input 7
ADC	A0_12	7	29	18	17	I	ADC0 analog input 12
	A1_0	8	30	19	18	I	ADC1 analog input 0
	A1_1	9	31	20	19	I	ADC1 analog input 1
	A1_2	10	32	21	20	I	ADC1 analog input 2
	A1_3	11	33	22	21	ı	ADC1 analog input 3
	A1_4	14	36	_	_	I	ADC1 analog input 4
	A1_5	15	37	_	_	ı	ADC1 analog input 5
	A1_6	16	38	_	_	I	ADC1 analog input 6
	A1_7	17	39	25	24	I	ADC1 analog input 7
BSL	BSL_invoke	11	33	22	21	I	Input pin used to invoke bootloader



	SIGNAL			NO. ⁽¹⁾	_	PIN TYPE	, (continued)
FUNCTION	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	DESCRIPTION
BSL (I ² C)	BSLSCL	34	2	2	5	I/O	Default I ² C BSL clock
BSL (I-C)	BSLSDA	33	1	1	4	I/O	Default I ² C BSL data
BSL (UART)	BSLRX	57	19	15	16	Ţ	Default UART BSL receive
BSE (UAIXT)	BSLTX	56	18	14	15	0	Default UART BSL transmit
CAN	CAN_TX	5 30	27 46	16 30	1	0	CAN-FD transmit data
CAN	CAN_RX	6 31	28 47	17 31	2	I	CAN-FD receive data
	CLK_OUT	7 18 39 49 55 56 63	5 13 17 18 29 40	11 13 14 18 26	14 15 17 25	0	Configurable clock output
Clock	HFCLK_IN	46	12	10	13	Ţ	Digital high-frequency clock input
Clock	HFXIN	45	11	9	12	I	Input for high-frequency crystal oscillator HFXT
	HFXOUT	46	12	10	13	0	Output for high-frequency crystal oscillator HFXT
	LFCLK_IN	44	10	8	11	I	Digital low-frequency clock input
	LFXIN	43	9	7	10	I	Input for low-frequency crystal oscillator LFXT
	LFXOUT	44	10	8	11	0	Output of low-frequency crystal oscillator LFXT
	ROSC	42	8	6	9	I	External resistor used for improving oscillator accuracy



			PIN	Scriptions	(continued)		
FUNCTION	SIGNAL NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	PIN TYPE	DESCRIPTION
	COMP0_IN0-	31	47	31	2	I	Comparator 0 inverting input 0
	COMP0_IN0+	30	46	30	1	1	Comparator 0 non-inverting input 0
	COMP0_IN1-	10	32	21	20	I	Comparator 0 inverting input 1
	COMP0_IN1+	11	33	22	21	I	Comparator 0 non-inverting input 1
	COMP0_IN2-	6	28	17	_	I	Comparator 0 inverting input 2
	COMP0_IN2+	7	29	18	17	I	Comparator 0 non-inverting input 2
	COMP0_IN3+	8	30	19	18	ı	Comparator 0 non-inverting input 3
	COMP0_OUT	22 49 57	13 19	11 15	16	0	Comparator 0 output
	COMP1_IN0-	29	_	_	_	I	Comparator 1 inverting input 0
	COMP1_IN0+	28	_	_	_	I	Comparator 1 non-inverting input 0
	COMP1_IN1-	24	43	27	26	I	Comparator 1 inverting input 1
Comparator	COMP1_IN1+	23	42	_	_	1	Comparator 1 non-inverting input 1
	COMP1_IN2-	14	36	_	_	1	Comparator 1 inverting input 2
	COMP1_IN2+	15	37	_	_	1	Comparator 1 non-inverting input 2
	COMP1_IN3+	8	30	19	18	1	Comparator 1 non-inverting input 3
	COMP1_OUT	43 60 62	9 22	7	10	0	Comparator 1 output
	COMP2_IN0-	21	_	_	_	I	Comparator 2 inverting input 0
	COMP2_IN0+	20	_	_	_	I	Comparator 2 non-inverting input 0
	COMP2_IN1-	17	39	25	24	I	Comparator 2 inverting input 1
	COMP2_IN1+	16	38	-	_	I	Comparator 2 non-inverting input 1
	COMP2_OUT	9 16 29	31 38	20	19	0	Comparator 2 output
DAC	DAC_OUT	8	30	19	18	0	DAC output
Dahua	SWCLK	13	35	24	23	I	Serial wire debug input clock
Debug	SWDIO	12	34	23	22	I/O	Serial wire debug data input/output
FCC	FCC_IN	5 9 33 45	1 11 27 31	1 9 16 20	4 12 19	I	Frequency clock counter input
General-	GPAMP_IN+	30	46	30	1	I	GPAMP non-inverting terminal input
Purpose	GPAMP_IN-	11	33	22	21	I	GPAMP inverting terminal input
Amplifier	GPAMP_OUT	18	40	26	25	0	GPAMP output



					gnal De	scriptions	(continued)
	SIGNAL		PIN	NO. ⁽¹⁾		PIN TYPE	
FUNCTION	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	DESCRIPTION
	PA0	33	1	1	4	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA1	34	2	2	5	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA2	42	8	6	9	I/O	General-purpose digital I/O
	PA3	43	9	7	10	I/O	General-purpose digital I/O
	PA4	44	10	8	11	I/O	General-purpose digital I/O
	PA5	45	11	9	12	I/O	General-purpose digital I/O
	PA6	46	12	10	13	I/O	General-purpose digital I/O
	PA7	49	13	11	_	I/O	General-purpose digital I/O
	PA8	54	16	12	_	I/O	General-purpose digital I/O
	PA9	55	17	13	14	I/O	General-purpose digital I/O
	PA10	56	18	14	15	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA11	57	19	15	16	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA12	5	27	16	_	I/O	General-purpose digital I/O
	PA13	6	28	17	_	I/O	General-purpose digital I/O
	PA14	7	29	18	17	I/O	General-purpose digital I/O
GPIO	PA15	8	30	19	18	I/O	General-purpose digital I/O
GPIO	PA16	9	31	20	19	I/O	General-purpose digital I/O
	PA17	10	32	21	20	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA18	11	33	22	21	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA19	12	34	23	22	I/O	General-purpose digital I/O
	PA20	13	35	24	23	I/O	General-purpose digital I/O
	PA21	17	39	25	24	I/O	General-purpose digital I/O
	PA22	18	40	26	25	I/O	General-purpose digital I/O
	PA23	24	43	27	26	I/O	General-purpose digital I/O
	PA24	25	44	28	27	I/O	General-purpose digital I/O
	PA25	26	45	29	28	I/O	General-purpose digital I/O
	PA26	30	46	30	1	I/O	General-purpose digital I/O
	PA27	31	47	31	2	I/O	General-purpose digital I/O
	PA28	35	3	_	_	I/O	General-purpose digital I/O with wake up from SHUTDOWN
	PA29	36	_	_	_	I/O	General-purpose digital I/O
	PA30	37	_	_	_	I/O	General-purpose digital I/O
	PA31	39	5	-	-	I/O	General-purpose digital I/O with wake up from SHUTDOWN



				NO. ⁽¹⁾	PIN T		
FUNCTION	SIGNAL NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	PIN TYPE	DESCRIPTION
	PB0	47	_	-	_	I/O	General-purpose digital I/O
	PB1	48	_	-	_	I/O	General-purpose digital I/O
	PB2	50	14	-	_	I/O	General-purpose digital I/O
	PB3	51	15	-	_	I/O	General-purpose digital I/O
	PB4	52	_	-	_	I/O	General-purpose digital I/O
	PB5	53	_	-	_	I/O	General-purpose digital I/O
	PB6	58	20	_	_	I/O	General-purpose digital I/O
	PB7	59	21	-	_	I/O	General-purpose digital I/O
	PB8	60	22	_	_	I/O	General-purpose digital I/O
	PB9	61	23	_	_	I/O	General-purpose digital I/O
	PB10	62	_	-	_	I/O	General-purpose digital I/O
	PB11	63	_	-	_	I/O	General-purpose digital I/O
	PB12	64	_	_	_	I/O	General-purpose digital I/O
GPIO	PB13	1	-	-	_	I/O	General-purpose digital I/O
GPIO	PB14	2	24	-	_	I/O	General-purpose digital I/O
	PB15	3	25	-	_	I/O	General-purpose digital I/O
	PB16	4	26	-	_	I/O	General-purpose digital I/O
	PB17	14	36	_	_	I/O	General-purpose digital I/O
	PB18	15	37	_	_	I/O	General-purpose digital I/O
	PB19	16	38	_	_	I/O	General-purpose digital I/O
	PB20	19	41	-	_	I/O	General-purpose digital I/O
	PB21	20	_	-	_	I/O	General-purpose digital I/O
	PB22	21	_	_	_	I/O	General-purpose digital I/O
	PB23	22	_	_	_	I/O	General-purpose digital I/O
	PB24	23	42	_	_	I/O	General-purpose digital I/O
	PB25	27	_	-	_	I/O	General-purpose digital I/O
	PB26	28	_	_	_	I/O	General-purpose digital I/O
	PB27	29	-	-	_	I/O	General-purpose digital I/O
	12C0_SCL	34 39 57	2 5 19	2 15	5 16	I/O	I2C0 serial clock
	12C0_SDA	33 35 56	1 3 18	1 14	4 15	I/O	I2C0 serial data
l ² C	12C1_SCL	8 10 36 44 50 57	10 14 19 30 32	8 15 19 21	11 16 18 20	I/O	I2C1 serial clock
	I2C1_SDA	9 11 37 43 51 56	9 15 18 31 33	7 14 20 22	10 15 19 21	I/O	I2C1 serial data



	CICNAL		PIN	NO. ⁽¹⁾		DIN TYPE			
FUNCTION	SIGNAL NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	PIN TYPE	DESCRIPTION		
	OPA0_IN0+	30	46	30	1	I	OPA0 non-inverting terminal input 0		
	OPA0_IN1+	26	45	29	28	I	OPA0 non-inverting terminal input 1		
	OPA0_IN2+	8	30	19	18	I	OPA0 non-inverting terminal input 2		
	OPA0_IN0-	31	47	31	2	I	OPA0 inverting terminal input 0		
Operational	OPA0_IN1-	25	44	28	27	I	OPA0 inverting terminal input 1		
Amplifier with Chopping (Zero-Drift Op- Amp)	OPA0_OUT	18	40	26	25	0	OPA0 output		
	OPA1_IN0+	16	38	_	_	I	OPA1 non-inverting terminal input 0		
	OPA1_IN1+	11	33	22	21	I	OPA1 non-inverting terminal input 1		
	OPA1_IN2+	8	30	19	18	I	OPA1 non-inverting terminal input 2		
	OPA1_IN0-	19	41	_	_	I	OPA1 inverting terminal input 0		
	OPA1_IN1-	10	32	21	20	I	OPA1 inverting terminal input 1		
	OPA1_OUT	9	31	20	19	0	OPA1 output		
	VSS	41	7	5	8	Р	Ground supply		
	VDD	40	6	4	7	Р	Power supply		
Power	VCORE	32	48	32	3	Р	Regulated core power supply output		
	QFN Pad	-	Pad	Pad	_	Р	QFN package exposed thermal pad. TI recommends connection to $V_{\rm SS}$.		
RTC	RTC_OUT	31 55	17 47	13 31	2 14	0	RTC clock output		



	Table 6-3. Signal Descriptions (continued) PIN NO. (1)										
FUNCTION	SIGNAL					PIN TYPE	DESCRIPTION				
FUNCTION	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	DESCRIPTION				
	SPI0_CS0	27 42 54	8 16	6 12	9	I/O	SPI0 chip-select 0				
	SPI0_CS1	23 28 43 58	9 20 42	7	10	I/O	SPI0 chip-select 1				
	SPI0_CS2	19 25 59	21 41 44	28	27	I/O	SPI0 chip-select 2				
	SPI0_CS3	2 23 24	24 42 43	27	26	I/O	SPI0 chip-select 3				
	SPI0_SCK	5 15 46 57	12 19 27 37	10 15 16	13 16	I/O	SPI0 clock signal input – SPI peripheral mode Clock signal output – SPI controller mode				
	SPI0_POCI	6 16 44 56	10 18 28 38	8 14 17	11 15	I/O	SPI0 controller in/peripheral out				
CDI	SPI0_PICO	7 14 45 55	11 17 29 36	9 13 18	12 14 17	I/O	SPI0 controller out/peripheral in				
SPI	SPI1_CS0	19 30 42 58	8 20 41 46	6 30	1 9	I/O	SPI1 chip-select 0				
	SPI1_CS1	14 29 31	36 47	31	2	I/O	SPI1 chip-select 1				
	SPI1_CS2	8 15 47	30 37	19	18	I/O	SPI1 chip-select 2				
	SPI1_CS3	2 26 48	24 45	29	28	I/O	SPI1 chip-select 3				
	SPI1_SCK	4 10 22 61	23 26 32	21	20	I/O	SPI1 clock signal input – SPI peripheral mode Clock signal output – SPI controller mode				
	SPI1_POCI	2 9 20 59	21 24 31	20	19	I/O	SPI1 controller in/peripheral out				
	SPI1_PICO	3 11 21 60	22 25 33	22	21	I/O	SPI1 controller out/peripheral in				
System	NRST	38	4	3	6	ı	Reset input active low				
	1										



Table 6-3. Signal Descriptions (continued) PIN NO. (1)										
FUNCTION	SIGNAL		48 PT,	32	28	PIN TYPE	DESCRIPTION			
	NAME	64 PM	RGZ	RHB	DGS28	(2)				
	TIMG0_C0	5 24 45 62	11 27 43	9 16 27	12 26	I/O	General purpose timer 0 CCR0 capture input/ compare output			
	TIMG0_C1	6 25 46 63	12 28 44	10 17 28	13 27	I/O	General purpose timer 0 CCR1 capture input/ compare output			
	TIMG6_C0	17 28 36 45 50 58 62	11 14 20 39	9 25	12 24	I/O	General purpose timer 6 CCR0 capture input/ compare output			
		General purpose timer 6 CCR1 capture input/ compare output								
Timer	TIMG7_C0	3 10 24 30 35 43	3 9 25 32 43 46	7 21 27 30	1 10 20 26	I/O	General purpose timer 7 CCR1 capture input/ compare output			
	TIMG7_C1	4 11 16 25 31 39 42 44 49	5 8 10 13 26 33 38 44 47	6 8 11 22 28 31	2 9 11 21 27	I/O	General purpose timer 7 CCR1 capture input/ compare output			
	TIMG8_C0	3 17 20 24 30 34 36 43 45 49 58 62	2 9 11 13 20 25 39 43 46	2 7 9 11 25 27 30	1 5 10 12 24 26	I/O	General purpose timer 8 CCR0 capture input/ compare output			



				0-3. 31 NO. ⁽¹⁾	giiai De	Scriptions	s (continued)	
FUNCTION	SIGNAL					PIN TYPE	DESCRIPTION	
FUNCTION	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	DESCRIPTION	
	TIMG8_C1	4 16 18 21 31 33 37 42 44 46 59 63	1 8 10 12 21 26 38 40 47	1 6 8 10 26 31	2 4 9 11 13 25	I/O	General purpose timer 8 CCR1 capture input/ compare output	
	TIMG8_IDX	2 8 34 49	2 13 24 30	2 11 19	5 18 General purpose timer 8 quadrature encoder index input			
	TIMG12_C0		32-bit general purpose timer 0 CCR0 capture input/ compare output					
Timer (continued)	TIMG12_C1	2 23 26 39	5 24 42 45	29	28	I/O	32-bit general purpose timer 0 CCR1 capture input/ compare output	
	TIMA0_C0	2 17 33 54 60	1 16 22 24 39	1 12 25	4 24	I/O	Advanced control timer 0 CCR0 capture input/compare output	
	TIMA0_C0N	18 55 61	17 23 40	13 26	14 25	I/O	Advanced control timer 0 CCR0 capture input/compare output (inverting)	
	TIMA0_C1	18 34 43 49 55 61 64	2 9 13 17 23 40	2 7 11 13 26	5 10 14 25	I/O	Advanced control timer 0 CCR1 capture input/ compare output	
	TIMA0_C1N	1 19 23 26 44 55	10 17 41 42 45	8 13 29	11 14 28	I/O	Advanced control timer 0 CCR1 capture input/ compare output (inverting)	



	Table 6-3. Signal Descriptions (continued) PIN NO. (1)											
FUNCTION	SIGNAL		48 PT,	32	28	PIN TYPE	DESCRIPTION					
	NAME	64 PM	RGZ	RHB	DGS28	(2)						
	TIMA0_C2	8 14 19 43 47 49 52 56 64	9 13 18 30 36 41	7 11 14 19	10 15 18	I/O	Advanced control timer 0 CCR2 capture input/ compare output					
	TIMA0_C2N	9 15 46 48 53 57	12 19 31 37	10 15 20	13 16 19	I/O	Advanced control timer 0 CCR2 capture input/ compare output (inverting)					
	TIMA0_C3	1 5 10 23 24 26 28 35 44 50	3 10 14 27 32 42 43 45	8 16 21 27 29	11 20 26 28	I/O	Advanced control timer 0 CCR3 capture input/ compare output					
Timer (continued)	TIMA0_C3N	6 11 25 29 39 51	5 15 28 33 44	17 22 28	21 27	I/O	Advanced control timer 0 CCR3 capture input/ compare output (inverting)					
	TIMA1_C0	8 10 14 28 35 47 50 52 56	3 14 18 30 32 36	14 19 21	15 18 20	I/O	Advanced control timer 1 CCR0 capture input/ compo					
	TIMA1_C0N	8 23 52 54 58	16 20 30 42	12 19	18	I/O	Advanced control timer 0 CCR3 capture input/ compare output (inverting)					
	TIMA1_C1		Advanced control timer 1 CCR1 capture input/ compare output									
	TIMA1_C1N	9 19 53 55 59	17 21 31 41	13 20	14 19	I/O	Advanced control timer 1 CCR1 capture input/ compare output (inverting)					



	PIN NO. (1)									
FUNCTION	SIGNAL				20	PIN TYPE	DESCRIPTION			
1 011011011	NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	(2)	BEOOKII HOK			
	TIMA_FAL0	22 30 35 46	3 12 46	10 30	1 13	l	Advanced control timer 0 fault handling input			
Timer (continued)	TIMA_FAL1	19 33 45 64	1 11 41	1 9	4 12	I	Advanced control timer 1 fault handling input			
	TIMA_FAL2	27 31 34	2 47	2 31	2 5	ı	Advanced control timer 2 fault handling input			
	UARTO_TX	33 35 47 56	1 3 18	1 14	4 15	0	UART0 transmit data			
	UARTO_RX	34 39 48 57	2 5 19	2 15	5 16	-	UART0 receive data			
	UARTO_CTS	7 16 27 55	17 29 38	13 18	14 17	1	UART0 "clear to send" flow control input			
	UART0_RTS	8 28 54	16 30	12 19	18	0	UART0 "request to send" flow control output			
	UART1_TX	10 52 54 58	16 20 32	12 21	20	0	UART1 transmit data			
UART	UART1_RX	11 53 55 59	17 21 33	13 22	14 21	I	UART1 receive data			
	UART1_CTS	17 50 60	14 22 39	25	24	I	UART1 "clear to send" flow control input			
	UART1_RTS	18 51 61	15 23 40	26	25	0	UART1 "request to send" flow control output			
	UART2_TX	3 14 17 24	25 36 39 43	25 27	24 26	0	UART2 transmit data			
	UART2_RX	4 15 18 25	26 37 40 44	26 28	25 27	I	UART2 receive data			
	UART2_CTS	37 43 50 58	9 14 20	7	10	I	UART2 "clear to send" flow control input			
	UART2_RTS	36 44 51 59	10 15 21	8	11	0	UART2 "request to send" flow control output			



	CICNAL		PIN	NO. ⁽¹⁾		-	
FUNCTION	SIGNAL NAME	64 PM	48 PT, RGZ	32 RHB	28 DGS28	PIN TYPE (2)	DESCRIPTION
	UART3_TX	7 30 50 64	14 29 46	18 30	1 17	0	UART3 transmit data
UART	UART3_RX	1 6 26 51	15 28 45 17 29 28 I UART3 receive data		UART3 receive data		
UART	UART3_CTS			26	I	UART3 "clear to send" flow control input	
			UART3 "request to send" flow control output				
Voltage	VREF+	24	43	27	26	I/O	Voltage reference (VREF) power supply - external reference input / internal reference output
Reference (3)	VREF-	17	39	25	24	I/O	Voltage reference (VREF) ground supply - external reference input / internal reference output

⁽¹⁾ - = not available

⁽²⁾ (3) I = input, O = output, I/O = input or output, P = power

When using VREF+/- to bring in an external voltage reference for analog peripherals such as the ADC, a decoupling capacitor must be placed on VREF+ to VREF-/GND with a capacitance based on the external reference source



6.4 Connections for Unused Pins

Table 6-4 lists the correct termination of unused pins.

Table 6-4. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT							
PAx and PBx		Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup/pulldown resistor.							
NRST		NRST is an active-low reset signal; it must be pulled high to VCC or the device will not start, for more information refer to Section 9.1							

(1) Any unused pin with a function that is shared with general-purpose I/O should follow the "PAx and PBx" unused pin connection guidelines.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VDD	Supply voltage	At VDD pin	-0.3	4.1	V
VI	Input voltage	Applied to any 5-V tolerant open-drain pins	-0.3	5.5	V
VI	Input voltage	Applied to any common tolerance pins	-0.3	V _{DD} + 0.3 (4.1 MAX)	V
I_{VDD}	Current of VDD pin	Current into VDD pin (source)		80	mA
I_{VDD}	Current of VDD pin	Current into VDD pin (source)		100	mA
I _{VSS}	Current of VSS pin	Current out of VSS pin (sink)		80	mA
I _{VSS}	Current of VSS pin	Current out of VSS pin (sink)		100	mA
	Current of SDIO pin	Current sunk or sourced by SDIO pin		6	mA
	Current of HS_IO pin	Current sunk or sourced by HSIO pin		6	mA
I _{IO}	Current of HDIO pin	Current sunk or sourced by HDIO pin		20	mA
	Current of ODIO pin	Current sunk by ODIO pin		20	mA
I _D	Supported diode current	Diode current at any device pin		±2	mA
TJ	Junction temperature	Junction temperature	-40	130	°C
T _{stg}	Storage temperature	Storage temperature	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)	(_(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- 1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	1.62		3.6	V
VCORE	Voltage on VCORE pin (2)		1.35		V
C _{VDD}	Capacitor connected between VDD and VSS (1)		10		uF
C _{VCORE}	Capacitor connected between VCORE and VSS (1) (2)		470		nF
т	Ambient temperature, T version	-40		105	°C
TA	Ambient temperature, S version	-40		125	C
T _J	Max junction temperature, T version			125	°C
T _J	Max junction temperature, S version			130	°C
	MCLK, CPUCLK frequency with 2 flash wait states (3)			80	
f _{MCLK} (PD1 bus clock)	MCLK, CPUCLK frequency with 1 flash wait state (3)			48	MHz
	MCLK, CPUCLK frequency with 0 flash wait states (3)			24	



7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f _{ULPCLK} (PD0 bus clock)	ULPCLK frequency			40	MHz

- (1) Connect C_{VDD} and C_{VCORE} between VDD/VSS and VCORE/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C_{VDD} and C_{VCORE}.
- (2) The VCORE pin must only be connected to C_{VCORE}. Do not supply any voltage or apply any external load to the VCORE pin.
- (3) Wait states are managed automatically by the system controller (SYSCTL) and do not need to be configured by application software unless MCLK is sourced from a high speed clock source (HSCLK sourced from HFCLK or SYSPLL).

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		61.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		22.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	LQFP-64 (PM)	33.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	LQIF-04 (FIVI)	1.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		32.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
R _{0JA}	Junction-to-ambient thermal resistance		30.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		20.7	°C/W
R _{0JB}	Junction-to-board thermal resistance	VQFN-48 (RGZ)	12.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	VQFN-46 (RGZ)	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		12.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		4.2	°C/W
R _{0JA}	Junction-to-ambient thermal resistance		69.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		28.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	LQFP-48 (PT)	33.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter		2.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		33.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		32.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		23.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VQFN-32 (RHB)	13.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	VQFN-32 (KIID)	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		13.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		3.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		78.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		38.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VSSOP-28 (DGS28)	41.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	V330F-20 (DG320)	3.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		41.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Supply Current Characteristics

7.5.1 RUN/SLEEP Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

	PARAMETER	MCLK	-40°C	25°C	85°C	105°C	125°C	UNIT
	PARAMETER	WICLK	TYP MAX	UNII				
RUN Mode	9			•				
	MCLK=SYSPLL,	80MHz	8	8	8	8	8	
IDD _{RUN}	SYSPLLREF=SYSOSC, CoreMark, execute from flash	48MHz	5	5	5	5	6	
	MCLK=SYSOSC, CoreMark, execute from flash	32MHz	3	3	4	4	4	
		4MHz	0.7	0.7	0.9	1	1	mA
	MCLK=SYSPLL,	80MHz	6	6	6	6	7	ША
	SYSPLLREF=SYSOSC, CoreMark, execute from SRAM	48MHz	4	4	4	4	5	
	MCLK=SYSOSC, CoreMark, execute from SRAM	32MHz	3	3	3	3	3	
		4MHz	0.6	0.6	0.8	0.9	1	
IDD _{RUN} ,	MCLK=SYSPLL, SYSPLLREF=SYSOSC, CoreMark, execute from flash	80MHz	95	96	98	100	105	
per MHz	MCLK=SYSPLL, SYSPLLREF=SYSOSC, While(1), execute from flash	80MHz	52	53	55	57	62	uA/MHz
SLEEP Mo	ode							
	MCLK=SYSPLL,	80MHz	2711	2759	2919	3079	3458	
IDD _{SLEEP}	SYSPLLREF=SYSOSC, CPU is halted	48MHz	1876	1905	2063	2225	2595	uA
OLLLF	MCLK=SYSOSC, CPU is halted	32MHz	1264	1294	1444	1603	1976	3 3, 1
	WIGEN-313030, CFU is liaited	4MHz	434	458	607	766	1139	

7.5.2 STOP/STANDBY Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

	PARAMETER	ULPCLK	-40°C	25°C	85°C	105°C	125°C	UNIT
	PARAMETER	ULPCLK	TYP MAX	UNII				
STOP Mod	le							
IDD _{STOP0}	SYSOSC=32MHz, USE4MHZSTOP=0, DISABLESTOP=0	4141-7	337	341	345	349	359	
IDD _{STOP1}	SYSOSC=4MHz, USE4MHZSTOP=1, DISABLESTOP=0	4MHz 32kHz	176	180	185	189	199	uA
IDD _{STOP2}	SYSOSC off, DISABLESTOP=1, ULPCLK=LFCLK		45	47	50	54	64	
STANDBY	Mode							
IDD _{STBY0}	LFCLK=LFXT, STOPCLKSTBY=0, RTC enabled		1.9	2	4	6.91	16	
	LFCLK=LFOSC, STOPCLKSTBY=1, RTC enabled	- 32kHz	1.2	1.3	3.4	6.3	15.5	
IDD _{STBY1}	LFCLK=LFXT, STOPCLKSTBY=1, RTC enabled		1.4	1.5	3.6	6.5	15.5	uA
	LFCLK=LFXT, STOPCLKSTBY=1, GPIOA enabled		1.4	1.6	3.6	6.5	15.6	



7.5.3 SHUTDOWN Mode

All inputs tied to 0V or VDD. Outputs do not source or sink any current. Core regulator is powered down.

PARAMETER	VDD	-40°C	25°C	85°C	105°C	125°C	UNIT	
PARAMETER		VUU	TYP MAX	ONIT				
IDD _{SHDN}	Supply current in SHUTDOWN mode	3.3V	39	78	676	1625	4688	nA

7.6 Power Supply Sequencing

7.6.1 POR and BOR

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Rising			1	V/us
dVDD/dt	VDD (supply voltage) slew rate	Falling (2)			0.01	v/us
		Falling, STANDBY			0.1	V/ms
V _{POR+}	Dewer on react valtere level	Rising (1)	1.04	1.30	1.5	V
V _{POR-}	Power-on reset voltage level	Falling (1)	0.99	1.25	1.48	V
V _{HYS, POR}	POR hysteresis	(1)	45	58	74	mV
V _{BOR0+,}		Cold start, rising (1)	1.48	1.54	1.61	
V _{BOR0+}	Brown-out reset voltage level 0 (default level)	Rising (1) (2)	1.58	1.59	1.61	V
V _{BOR0} -		Falling (1) (2)	1.56	1.57	1.60	
V _{BOR0, STBY}		STANDBY mode (1)	1.54	1.56	1.60	
V _{BOR1+}	Brown-out-reset voltage level 1	Rising (1) (2)	2.15	2.17	2.23	V
V _{BOR1} -		Falling (1) (2)	2.12	2.14	2.19	
V _{BOR1, STBY}		STANDBY mode (1)	2.06	2.13	2.20	
V _{BOR2+}		Rising (1) (2)	2.74	2.77	2.83	
V _{BOR2} -	Brown-out-reset voltage level 2	Falling (1) (2)	2.71	2.73	2.80	V
V _{BOR2, STBY}		STANDBY mode (1)	2.68	2.71	2.82	
V _{BOR3+}		Rising (1) (2)	2.88	2.96	3.04	
V _{BOR3} -	Brown-out-reset voltage level 3	Falling (1) (2)	2.85	2.93	3.01	V
V _{BOR3, STBY}		STANDBY mode (1)	2.80	2.92	3.02	
\/	Provin out recet by storesis	Level 0 (1)		14	18	m\/
$V_{HYS,BOR}$	Brown-out reset hysteresis	Levels 1-3 ⁽¹⁾		34	38	mV
T _{PD, BOR}	BOR propagation delay	RUN/SLEEP/STOP mode			10	us
•		STANDBY mode			100	us

^{(1) |}dVDD/dt| ≤ 3V/s

7.6.2 Power Supply Ramp

Figure 7-1 gives the relationship of POR- POR+, BOR0-, and BOR0+ during power-up and power-down.

⁽²⁾ Device operating in RUN, SLEEP, or STOP mode.






Figure 7-1. Power Cycle POR/BOR Conditions

7.7 Flash Memory Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply						
VDD _{PGM/ERASE}	Program and erase supply voltage		1.62		3.6	V
IDD _{ERASE}	Supply current from VDD during erase operation	Supply current delta			10	mA
IDD _{PGM}	Supply current from VDD during program operation	Supply current delta			10	mA
Endurance						
NWEC _(LOWER)	Erase/program cycle endurance (lower 32kB flash) (1)		100			k cycles
NWEC _(UPPER)	Erase/program cycle endurance (remaining flash) (1)		10			k cycles
NE _(MAX)	Total erase operations before failure (2)		802			k erase operations
NW _(MAX)	Write operations per word line before sector erase (3)				83	write operations
Retention						
t _{RET_85}	Flash memory data retention	-40°C <= Tj <= 85°C	60			years
t _{RET_105}	Flash memory data retention	-40°C <= Tj <= 105°C	11.4			years
Program and Era	se Timing					
t _{PROG} (WORD, 64)	Program time for flash word (4) (6)			50	275	μs
t _{PROG} (SEC, 64)	Program time for 1kB sector (5) (6)			6.4		ms
t _{ERASE} (SEC)	Sector erase time	≤2k erase/program cycles, T _j ≥25°C		4	20	ms
t _{ERASE} (SEC)	Sector erase time	≤10k erase/program cycles, T _j ≥25°C		20	150	ms
t _{ERASE} (SEC)	Sector erase time	<10k erase/program cycles		20	200	ms
t _{ERASE} (BANK)	Bank erase time	<10k erase/program cycles		22	220	ms

⁽¹⁾ The lower 32kB flash address space supports higher erase/program endurance to enable EEPROM emulation applications. On devices with <=32kB flash memory, the entire flash memory supports NWEC_(LOWER) erase/program cycles.

⁽²⁾ Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.

⁽³⁾ Maximum number of write operations allowed per word line before the word line must be erased. If additional writes to the same word line are required, a sector erase is required once the maximum number of write operations per word line is reached.

⁽⁴⁾ Program time is defined as the time from when the program command is triggered until the command completion interrupt flag is set in the flash controller.



- (5) Sector program time is defined as the time from when the first word program command is triggered until the final word program command completes and the interrupt flag is set in the flash controller. This time includes the time needed for software to load each flash word (after the first flash word) into the flash controller during programming of the sector.
- (6) Flash word size is 64 data bits (8 bytes). On devices with ECC, the total flash word size is 72 bits (64 data bits plus 8 ECC bits).

7.8 Timing Characteristics

VDD=3.3V, T_a=25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Wakeup	Timing		,		
t _{WAKE} , SLEEP1	Wakeup time from SLEEP1 to RUN (1)		1.6		us
t _{WAKE,} SLEEP2	Wakeup time from SLEEP2 to RUN (1)		2.2		us
t _{WAKE,} STANDBY0	Wakeup time from STANDBY0 to RUN		22.7		us
t _{WAKE,} STANDBY1	Wakeup time from STANDBY1 to RUN		22.7		us
t _{WAKE,}	Wakeup time from STOP0 to RUN (SYSOSC enabled) (1)		19.7		us
t _{WAKE,} STOP1	Wakeup time from STOP1 to RUN (SYSOSC enabled) (1)		21.2		
t _{WAKE} , STOP2	Wakeup time from STOP2 to RUN (SYSOSC disabled) (1)		20.5		us
t _{WAKEUP,}	Wakeup time from SHUTDOWN to	Fast boot enabled	250		us
SHDN	RUN ⁽²⁾	Fast boot disabled	270		us
Asynchr	onous Fast Clock Request Timing				
t _{DELAY,} SLEEP1	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is SLEEP1	0.34		us
t _{DELAY,} SLEEP2	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is SLEEP2	0.95		us
t _{DELAY,} STANDBY0	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STANDBY0	3.1		us
t _{DELAY,} STANDBY1	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STANDBY1	3.2		us
t _{DELAY,} STOP0	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP0	1.0		us
t _{DELAY,} STOP1	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP1	2.4		us
t _{DELAY,} STOP2	Delay time from edge of asynchronous request to first 32MHz MCLK edge	Mode is STOP2	1.0		us
Startup 7	Гiming				
t _{START,}	Device cold startup time from reset/	Fast boot enabled	271		us
RESET	power-up ⁽³⁾	Fast boot disabled	318		us
NRST Ti	ming				
t _{RST,}	Pulse length on NRST pin to generate	ULPCLK≥4MHz	1.5		us
BOOTRST	BOOTRST	ULPCLK=32kHz	100		us
t _{RST, POR}	Pulse length on NRST pin to generate POR		1		s

- (1) The wake-up time is measured from the edge of an external wake-up signal (GPIO wake-up event) to the time that the first instruction of the user program is executed, with glitch filter disabled (FILTEREN=0x0) and fast wake enabled (FASTWAKEONLY=1).
- (2) The wake-up time is measured from the edge of an external wake-up signal (IOMUX wake-up event) to the time that first instruction of the user program is executed.



(3) The start-up time is measured from the time that VDD crosses VBOR0- (cold start-up) to the time that the first instruction of the user program is executed.

7.9 Clock Specifications

7.9.1 System Oscillator (SYSOSC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Footom Animon of CVCCCC from	SYSOSCCFG.FREQ=00 (BASE)		32		
	Factory trimmed SYSOSC frequency	SYSOSCCFG.FREQ=01		4		
f _{sysosc}	User trimmed SYSOSC frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=10		24		MHz
	oser tillfilled 31303C frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=01		16		
	SYSOSC frequency accuracy when	SETUSEFCL=1, T _a = 25 °C	-0.41		0.58	
	frequency correction loop (FCL) is	SETUSEFCL=1, -40 °C ≤ T _a ≤ 85 °C	-0.80		0.93	%
	enabled and an ideal ROSC resistor is assumed (1) (2)	SETUSEFCL=1, -40 °C ≤ T _a ≤ 105 °C	-0.80		1.09 1.30 0.7	70
	assumed (7)	SETUSEFCL=1, -40 °C ≤ T _a ≤ 125 °C	-0.80		1.30	
	SYSOSC accuracy when frequency correction loop (FCL) is enabled with Rosc resistor put at Rosc pin, for factory trimmed frequencies (1)	SETUSEFCL=1, T _a = 25 °C, ±0.1% ±25ppm R _{OSC}	-0.5		0.7	
		SETUSEFCL=1, -40 °C \leq T _a \leq 85 °C, \pm 0.1% \pm 25ppm R _{OSC}	-1.1		1.2	
f _{SYSOSC}		SETUSEFCL=1, -40 °C \leq T _a \leq 85 °C, \pm 0.1% \pm 25ppm R _{OSC}	-1.1		1.2	%
		SETUSEFCL=1, -40 °C \leq T _a \leq 105 °C, \pm 0.1% \pm 25ppm R _{OSC}	-1.1		1.4	
		SETUSEFCL=1, -40 °C \leq T _a \leq 125 °C, ±0.1% ±25ppm R _{OSC}	-1.1		1.7	
	SYSOSC accuracy when frequency correction loop (FCL) is disabled, 32MHz	SETUSEFCL=0, SYSOSCCFG.FREQ=00, -40 °C \leq T _a \leq 125 °C	-2.6		1.8	%
	SYSOSC accuracy when frequency correction loop (FCL) is disabled, for factory trimmed frequencies, 4MHz	SETUSEFCL=0, SYSOSCCFG.FREQ=01, -40 °C \leq T _a \leq 125 °C	-2.7		2.3	70
f _{SYSOSC}	External resistor put between ROSC pin and VSS ⁽¹⁾	SETUSEFCL=1		100		kΩ
f _{SYSOSC}	Settling time to target accuracy (3)	SETUSEFCL=1, ±0.1% 25ppm R _{OSC} ⁽¹⁾			30	us
f _{sysosc}	f _{SYSOSC} additional undershoot accuracy during t _{settle} ⁽³⁾	SETUSEFCL=1, ±0.1% 25ppm R _{OSC} ⁽¹⁾	-11			%

- (1) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an external reference resistor (R_{OSC}) which must be connected between the device ROSC pin and VSS when using the FCL. Accuracies are shown for a ±0.1% ±25ppm R_{OSC}; relaxed tolerance resistors may also be used (with reduced SYSOSC accuracy). See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy for various R_{OSC} accuracies. R_{OSC} does not need to be populated if the FCL is not enabled.
- (2) Represents the device accuracy only. The tolerance and temperature drift of the ROSC resistor used must be combined with this spec to determine final accuracy. Performance for a ±0.1% ±25ppm R_{OSC} is given as a reference point.
- (3) When SYSOSC is waking up (for example, when exiting a low power mode) and FCL is enabled, the SYSOSC will initially undershoot the target frequency f_{SYSOSC} by an additional error of up to f_{settle,SYSOSC} for the time t_{settle,SYSOSC}, after which the target accuracy is achieved.




7.9.2 Low Frequency Oscillator (LFOSC)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	LFOSC frequency			32768		Hz
f _{LFOSC}	LEOSC appurativ	-40 °C ≤ T _a ≤ 125 °C	-5		5	%
21 000	LFOSC accuracy	-40 °C ≤ T _a ≤ 85 °C	-3		3	%
I _{LFOSC}	LFOSC current consumption			300		nA
t _{start,} LFOSC	LFOSC start-up time			1.7		ms

7.9.2.1 SYSOSC Typical Frequency Accuracy






Figure 7-2. SYSOSC Accuracy with FCL On (32MHz) Figure 7-3. SYSOSC Accuracy with FCL Off (32MHz)

FCL-on accuracy is based on a 0.1% tolerance 25 ppm/°C ROSC resistor.

7.9.3 System Phase Lock Loop (SYSPLL)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SYSPLLREF}	SYSPLL reference frequency range		4		48	MHz
f _{VCO}	VCO output frequency		60		400	MHz
£	SVSDI L autnut fraguency range (1)	SYSPLLCLK0, SYSPLLCLK1	1	-	200	MU
DC _{PLL} :	SYSPLL output frequency range (1)	SYSPLLCLK2X	4		800	MHz
DC _{PLL}	SYSPLL output duty cycle	f _{SYSPLLREF} =32MHz, f _{VCO} =160MHz	45	50	55	%
littor	SYSPLL RMS cycle-to-cycle jitter	f 00MU- f 400MU-		24		no
Jitter _{SYSPLL}	SYSPLL RMS period jitter	f _{SYSPLLREF} =32MHz, f _{VCO} =160MHz		16		ps
I _{SYSPLL}	SYSPLL current consumption	f _{SYSPLLREF} =32MHz, f _{VCO} =160MHz		316		uA
t _{start,} SYSPLL	SYSPLL start-up time	$f_{\text{SYSPLLREF}}$ =32MHz, f_{VCO} =160MHz, ±0.5% accuracy		6	14	us

⁽¹⁾ The SYSPLL may support higher output frequencies than the device clock system supports. Ensure that the device maximum frequency specifications are not violated when configuring the SYSPLL output frequencies.

7.9.4 Low Frequency Crystal/Clock

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low freq	uency crystal oscillator (LFXT)					
f _{LFXT}	LFXT frequency			32768		Hz
DC _{LFXT}	LFXT duty cycle		30		70	%



7.9.4 Low Frequency Crystal/Clock (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
OA _{LFXT}	LFXT crystal oscillation allowance			200		kΩ				
C _{L, eff}	Integrated effective load capacitance ⁽¹⁾			1		pF				
t _{start, LFXT}	LFXT start-up time			1000		ms				
I _{LFXT}	LFXT current consumption	XT1DRIVE=0, LOWCAP=1		200		nA				
Low frequ	uency digital clock input (LFCLK_IN)									
f _{LFIN}	LFCLK_IN frequency (2)	SETUSEEXLF=1	29491	32768	36045	Hz				
DC _{LFIN}	LFCLK_IN duty cycle (2)	SETUSEEXLF=1	40		60	%				
LFCLK M	LFCLK Monitor									
f _{FAULTLF}	LFCLK monitor fault frequency (3)	MONITOR=1	2800	4200	8400	Hz				

- (1) This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C_{LFXIN}×C_{LFXOUT}/(C_{LFXIN}+C_{LFXOUT}), where C_{LFXIN} and C_{LFXOUT} are the total capacitance at LFXIN and LFXOUT, respectively.
- (2) The digital clock input (LFCLK_IN) accepts a logic level square wave clock.
- (3) The LFCLK monitor may be used to monitor the LFXT or LFCLK_IN. It will always fault below the MIN fault frequency, and will never fault above the MAX fault frequency.

7.9.5 High Frequency Crystal/Clock

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
High frequency crystal oscillator (HFXT)						
f _{HFXT}	HFXT frequency	HFXTRSEL=00	4		8	MHz
		HFXTRSEL=01	8.01		16	
		HFXTRSEL=10	16.01	-	32	
		HFXTRSEL=11	32.01	-	48	
DC _{HFXT}	HFXT duty cycle	HFXTRSEL=00	40		65	%
		HFXTRSEL=01	40		60	
		HFXTRSEL=10	40		60	
		HFXTRSEL=11	40		60	
OA _{HFXT}	HFXT crystal oscillation allowance	HFXTRSEL=00 (4 to 8MHz range)		2		kΩ
C _{L, eff}	Integrated effective load capacitance ⁽¹⁾			1		pF
t _{start, HFXT}	HFXT start-up time (2)	HFXTRSEL=11, 32MHz crystal		0.5		ms
I _{HFXT}	HFXT current consumption ⁽²⁾	f_{HFXT} =4MHz, R_m =300 Ω , C_L =12pF		75		uA
		f_{HFXT} =48MHz, R_m =30 Ω , C_L =12pF, C_m =6.26fF, L_m =1.76mH		600		
High freq	uency digital clock input (HFCLK_IN)		<u>'</u>		'	
f _{HFIN}	HFCLK_IN frequency (3)	USEEXTHFCLK=1	4		48	MHz
DC _{HFIN}	HFCLK_IN duty cycle (3)	USEEXTHFCLK=1	40		60	%

- (1) This includes parasitic bond and package capacitance (≈2pF per pin), calculated as C_{HFXIN}×C_{HFXOUT}/(C_{HFXIN}+C_{HFXOUT}), where C_{HFXIN} and C_{HFXOUT} are the total capacitance at HFXIN and HFXOUT, respectively.
- (2) The HFXT startup time (t_{start, HFXT}) is measured from the time the HFXT is enabled until stable oscillation for a typical crystal. Start-up time is dependent upon crystal frequency and crystal specifications. Refer to the HFXT section of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.Current consumption increases with higher RSEL and start up time is decreases with higher RSEL.
- (3) The digital clock input (HFCLK IN) accepts a logic level square wave clock.



7.10 Digital IO

7.10.1 Electrical Characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ODIO (1)	VDD≥1.62V	0.7*VDD		5.5	V
V_{IH}	High level input voltage	ODIO (1)	VDD≥2.7V	2		5.5	V
▼ IH	r iigir ievel iiipat veitage	All I/O except ODIO & Reset	VDD≥1.62V	0.7*VDD		VDD+0.3	V
		ODIO	VDD≥1.62V	-0.3		0.3*VDD	V
V_{IL}	Low level input voltage	ODIO	VDD≥2.7V	-0.3		0.8	V
VIL.	2011 lovor impar voltage	All I/O except ODIO & Reset	VDD≥1.62V	-0.3		0.3*VDD	V
		ODIO		0.05*VDD			V
V_{HYS}	Hysteresis	All I/O except ODIO		0.1*VDD			V
I _{lkg}	High-Z leakage current	SDIO ⁽²⁾ (3)				50	nA
R _{PU}	Pull up resistance	All I/O except ODIO			40		kΩ
R _{PD}	Pull down resistance				40		kΩ
Cı	Input capacitance				5		pF
		SDIO	VDD≥2.7V, $ I_{IO} _{,max}$ =6mA VDD≥1.71V, $ I_{IO} _{,max}$ =2mA VDD≥1.62V, $ I_{IO} _{,max}$ =1.5mA -40 °C ≤ T_{j} ≤25 °C	VDD-0.4			
		CDIC	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40 °C ≤T _J ≤130 °C	VDD-0.45			
			VDD≥2.7V, DRV=1, $ I_{IO} _{,max}$ =6mA VDD≥1.71V, DRV=1, $ I_{IO} _{,max}$ =3mA VDD≥1.62V, DRV=1, $ I_{IO} _{,max}$ =2mA -40 °C ≤ T_{j} ≤25 °C	VDD-0.4			
V_{OH}	High level output voltage		VDD≥2.7V, DRV=1, $ I_{IO} _{,max}$ =6mA VDD≥1.71V, DRV=1, $ I_{IO} _{,max}$ =3mA VDD≥1.62V, DRV=1, $ I_{IO} _{,max}$ =2mA -40 °C ≤ T_{j} ≤130 °C	VDD-0.4			V
		HSIO	VDD≥2.7V, DRV=0, $ I_{IO} _{,max}$ =4mA VDD≥1.71V, DRV=0, $ I_{IO} _{,max}$ =2mA VDD≥1.62V, DRV=0, $ I_{IO} _{,max}$ =1.5mA -40 °C ≤ T_{j} ≤25 °C	VDD-0.45			
			VDD≥2.7V, DRV=0, I _{IO} _{,max} =4mA VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40 °C ≤T _j ≤130 °C	VDD-0.45			
		HDIO	VDD≥2.7V, DRV=1, I _{IO} _{,max} =20mA VDD≥1.71V, DRV=1, I _{IO} _{,max} =10mA	VDD-0.4			
		TIDIO	VDD≥2.7V, DRV=0, I _{IO} _{,max} =6mA VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA	VDD-0.4			



7.10.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	1	pperating free-air temperature (unic	MIN	TYP	MAX	UNIT
		SDIO	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40 °C ≤T _J ≤25 °C			0.4	
	HSIO VDD≥1.62V, DRV=0, I _{IO} ,max =1.5mA T _j ≤85 °C VDD≥2.7V, DRV=0, I _{IO} ,max=4mA VDD≥1.71V, DRV=0, I _{IO} ,max=2mA VDD≥1.62V, DRV=0, I _{IO} ,max=1.5mA	SDIO	VDD≥1.71V, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA			0.45	
			0.4				
		VDD≥1.71V, DRV=1, I _{IO} _{,max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{,max} =2mA			0.45		
V _{OL}		HSIO	VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA VDD≥1.62V, DRV=0, I _{IO} _{,max} =1.5mA			0.4	V
		HSIO	VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA			0.45	
		HDIO	VDD≥2.7V, DRV=1, I _{IO} _{,max} =20mA VDD≥1.71V, DRV=1, I _{IO} _{,max} =10mA			0.4	
		HDIO	VDD≥2.7V, DRV=0, I _{IO} _{,max} =6mA VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA			0.4	
		ODIO	VDD≥2.7V, I _{OL,max} =8mA VDD≥1.71V, I _{OL,max} =4mA -40 °C ≤T _J ≤25 °C			0.4	
		ODIO	VDD≥2.7V, I _{OL,max} =8mA VDD≥1.71V, I _{OL,max} =4mA -40 °C ≤T _J ≤130 °C			0.45	

- (1) I/O Types: ODIO = 5V Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed
- (2) The leakage current is measured with VSS or VDD applied to the corresponding pin(s), unless otherwise noted.
- (3) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

7.10.2 Switching Characteristics

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
		SDIO	VDD ≥ 1.71V, C _L = 20pF			16	
		SDIO	VDD ≥ 2.7V, CL= 20pF			32	
			VDD ≥ 1.71V, DRV = 0, CL= 20pF			16	
		LICIO	VDD ≥ 1.71V, DRV = 1, CL= 20pF			24	
f _{max}	Port output frequency	HSIO	VDD ≥ 2.7V, DRV = 0, CL= 20pF			32	MHz
			VDD ≥ 2.7V, DRV = 1, CL= 20pF			40	
		LIDIO	VDD ≥ 1.71V, DRV = 0, CL= 20pF			16	
		HDIO	VDD ≥ 2.7V, DRV = 0, CL= 20pF			20	
		ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF - 100pF			1	
t _r ,t _f	Output rise/fall time	All output ports except ODIO	VDD ≥ 1.71V			0.3*f _{max}	s



7.10.2 Switching Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
t _f	Output fall time	ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF-100pF	20*VDD/5.5	120	ns

7.11 Analog Mux VBOOST

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		MCLK/ULPCLK is LFCLK		0.8		
I _{VBST}	VBOOST current adder	MCLK/ULPCLK is not LFCLK, SYSOSC frequency is 4MHz	8.5			uA
t _{START,VBST}	VBOOST startup time			12		us

7.12 ADC

7.12.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vin _(ADC)	Analog input voltage range ⁽¹⁾	Applies to all ADC analog input pins	0		VDD	V	
		V _{R+} sourced from VDD		VDD		V	
V_{R+}	Positive ADC reference voltage	V _{R+} sourced from external reference pin (VREF+)	1.4		VDD	V	
		V _{R+} sourced from internal reference (VREF)		VREF		V	
V _R -	Negative ADC reference voltage			0		V	
		RES = 0x0 (12-bit mode)			4.0		
Fs	ADC sampling frequency	RES = 0x1 (10-bit mode)			4.36	Msps	
		RES = 0x2 (8-bit mode)			5.33		
I _(ADC)	Operating supply current into VDD terminal	F _S = 4MSPS, V _{R+} = VDD		1456		μA	
C _{S/H}	ADC sample-and-hold capacitance			3.3		pF	
Rin	ADC input resistance			0.5		kΩ	
		External reference (2)		11.1			
ENOB	Eπective number of bits	External reference ⁽⁴⁾ , HW Averaging Enabled, 16 Samples and 2bit shift		12.4		bit	
		Internal reference, V _{R+} = VREF = 2.5V		10.16			
		External reference (2)		69			
SNR	Signal-to-noise ratio	External reference ⁽⁴⁾ , HW Averaging Enabled, 16 Samples and 2bit shift		79		dB	
		Internal reference, V _{R+} = VREF = 2.5V		63.1			
		External reference (2), VDD = VDD _(min) to VDD _(max)		62			
PSRR _{DC}	Power supply rejection ratio, DC	$\begin{aligned} & \text{VDD} = \text{VDD}_{\text{(min)}} \text{ to VDD}_{\text{(max)}} \\ & \text{Internal reference, V}_{\text{R+}} = \text{VREF} = 2.5 \text{V} \end{aligned}$		64.2		dB	
		External reference ⁽²⁾ , ΔVDD = 0.1 V at 1 kHz		60			
PSRR _{AC}	Power supply rejection ratio, AC	Δ VDD = 0.1 V at 1 kHz Internal reference, V _{R+} = VREF = 2.5V		55.5		dB	
T _{wakeup}	ADC Wakeup Time	Assumes internal reference is active		1.22		us	
V _{SupplyMon}	Supply Monitor voltage divider (VDD/3) accuracy	ADC input channel: Supply Monitor ⁽³⁾	-1.5		1.5	%	
I _{SupplyMon}	Supply Monitor voltage divider current consumption	ADC input channel: Supply Monitor		9.7		uA	

⁽¹⁾ The analog input voltage range must be within the selected ADC reference voltage range V_{R+} to V_{R-} for valid conversion results.

⁽²⁾ All external reference specifications are measured with $V_{R+} = VREF+ = VDD = 3.3V$ and $V_{R-} = VREF- = VSS = 0V$



Analog power supply monitor. Analog input on channel 15 is disconnected and is internally connected to the voltage divider which is VDD/3.

7.12.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		•	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{ADCCLK}	ADC clock frequency			4		48	MHz
t _{ADC trigger}	Software trigger minimum width						ADCCLK cycles
t _{Sample}	Sampling time without OPA	12-bit mode, R	S = 50Ω, C _{pext} = 10pF	62.5			ns
•	Sampling time with OPA (1)	12-bit mode	GBW = 0x1, PGA gain = x1	0.25			μs
t _{Sample_PGA}	Sampling time with OPA (**)	12-bit mode	GBW = 0x1, PGA gain = x32	2			μs
t _{Sample_DAC}	Sampling time with DAC as input (2)			0.5			μs
t _{Sample_GPAMP}	Sampling time with GPAMP			1.88			μs
t _{Sample_SupplyMon}	Sample time with Supply Monitor (VDD/3)			2.38			μs

- Only applies for devices with OPA
- Only applies for devices with DAC

7.12.3 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) (1)

PARAMETER		TEST CONDIT	MIN	TYP MAX	UNIT	
EI	Integral linearity error (INL)	External reference (2) External reference (2)		-2.0	+2.0	LSB
E _D	Differential linearity error (DNL) Guaranteed no missing codes	External reference (2) External reference (2)		-1.0	+1.0	LSB
Eo	Offset error	External reference (2)		-3	3	mV
E0	Offset error	Internal reference, V _{R+} = VREF = 2.5V		-3	3	mV
E _G	Gain error	External reference ⁽²⁾		-3	3	LSB

- Total Unadjusted Error (TUE) can be calculated from E_I, E_O, and E_G using the following formula: TUE = $\sqrt{(E_I^2 + |E_O|^2 + E_G^2)}$ Note: You must convert all of the errors into the same unit, usually LSB, for the above equation to be accurate
- All external reference specifications are measured with V_{R+} = VREF+ = VDD and V_{R-} = VSS = 0V, and HW Averaging feature will only be supported since PG2.0.

7.12.4 Typical Connection Diagram




Figure 7-4. ADC Input Network

- Refer to ADC Electrical Characteristics for the values of R_{in} and C_{S/H}
- Refer to Digital IO Electrical Characteristics for the value of C_I
- C_{par} and R_{par} represent the parasitic capacitance and resistance of the external ADC input circuitry

Use the following equations to solve for the minimum sampling time (T) required for an ADC conversion:

- Tau = $(R_{par} + R_{in})^* C_{S/H} + R_{par}^* (C_{par} + C_I)$
- $K = ln(2^n/Settling error) ln((C_{par} + C_I)/C_{S/H})$



3. T (Min sampling time) = K*Tau

7.13 Temperature Sensor

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TS _{TRIM}	Factory trim temperature ⁽¹⁾	ADC and VREF configuration: RES=0 (12-bit mode), VRSEL=0h (VDDA=3.3V), ADC t _{Sample} =12.5µs	27	30	33	°C
TS _c	Temperature coefficient	-40°C ≤ T _j ≤ 130°C	-1.84	-1.75	-1.66	mV/°C
t _{SET, TS}	Temperature sensor settling time (2)			2.5	10	us

⁽¹⁾ Higher absolute accuracy may be achieved through user calibration. Please refer to temperature sensor chapter in detailed description section.

7.14 VREF

7.14.1 Voltage Characterisitcs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Minimum supply voltage needed for	BUFCONFIG = 0	2.7			\/	
VDD _{min}	VDD _{min}	VREF operation	BUFCONFIG = 1	1.62			v
	VREF	Voltage reference output voltage	BUFCONFIG = 1	1.379	1.4	1.421	\/
	VKEF		BUFCONFIG = 0	2.462	2.5	2.538	٧

7.14.2 Electrical Characteristics

	PARAMETER	7	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VREF}	VREF operating supply current	BUFCONFIG = {0), 1}, No load		200	350	μA
I _{Drive}	VREF output drive strength (1)	Drive strength sup	pported on VREF+ device pin			100	μΑ
I _{SC}	VREF short circuit current					100	mA
TC _{VREF}	Temperature coefficient of VREF (Bandgap+VRBUF) (3)	BUFCONFIG = {0, 1}	BUFCONFIG = {0, 1}			200	ppm/°C
TC _{drift}	Long term VREF drift	Time = 1000 hour	ime = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C			300	ppm
PSRR _{DC}	VREF Power supply rejection ratio,	VDD = 1.7 V to V	VDD = 1.7 V to VDDmax, BUFCONFIG = 1		-62		dB
FORKDC	DC	VDD = 2.7 V to VDDmax, BUFCONFIG = 0		-49	-52		GD
V	RMS noise at VREF output (0.1 Hz	BUFCONFIG = 1			500		\ /rma.a
V _{noise}	to 100 MHz)	BUFCONFIG = 0			900		μVrms
C _{VREF}	Recommended VREF decoupling capacitor on VREF+ pin (3) (4) (5)			0.7	1	1.15	μF
T _{startup}	VREF startup time					200	
T _{refresh}	VREF External capacitor refresh time	BUFCONFIG = {0), 1} , VDD = 2.8 V, $C_{VREF} = 1 \mu F$	31.25			μS

- (1) The specified MAX output drive strength is supported regardless of which peripherals are being used in the device.
- (2) The temperature coefficient of the VREF output is the sum of TC_{VRBUF} and the temperature coefficient of the internal bandgap reference.
- (3) Decoupling capacitor (C_{VREF}) is required when using the internal voltage reference VREF and should be connected from the VREF+ pin to VREF-/GND. When using the VREF+/- pins to supply an external reference, a decoupling capacitor value should be selected based on the external reference source.
- (4) A ceramic capacitor with package size of 0805 or smaller is preferred. Up to ±20% tolerance is acceptable
- (5) The VREF module should only be enabled when C_{VREF} is connected and should not be enabled otherwise.

⁽²⁾ This is the minimum required ADC sampling time when measuring the temperature sensor.



7.15 Comparator (COMP)

7.15.1 Comparator Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Comparator	Electrical Characteristics					
Vcm	Common mode input range		0		VDD	V
V _{offset}	Input offset voltage				±25	mV
		HYST=00h		0.4		
\ <i>/</i>	DC input bustarasis	HYST=01h		11		ma\ /
V_{hys}	DC input hysteresis	HYST=02h		20		mV
		HYST=03h		30		
+	Propagation delay, response	Output Filter off, Overdrive = 100 mV, High Speed Mode		32	50	ns
t _{PD_ls}	time	Output Filter off, Overdrive = 100 mV, Low Power Mode			5	μs
t _{en} Comparator enable time		Startup time to reach propagation delay specification, High Speed Mode (comparator only)			10	μs
	Startup time to reach propagation delay specification, Low Power Mode (comparator only)			10	μs	
	Comparator current consumption.	Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, High Speed Mode		120	200	μΑ
I _{comp}		Vcm = VDD/2, 100mV overdrive, DAC output as a voltage reference, VDD is reference for DAC, Low Power Mode		0.8	2.7	μΑ
		Vcm = VDD/2, 100mV overdrive, comparator only. High Speed Mode		100	180	μА
		Vcm = VDD/2, 100mV overdrive, comparator only, Low Power Mode		0.7	2.1	μА
8-bit DAC E	lectrical Characteristics					
V _{dac}	DAC output range		0		VDD	V
V _{dac-code}	8-bit DAC output voltage for a given code	VIN = reference voltage into 8-bit DAC, code n = 0 to 255		VIN × (n+1) / 256		V
INL	Integral nonlinearity of 8-bit DAC		-1		1	LSB
DNL	Differential nonlinearity of 8-bit DAC		-1		1	LSB
Gain error	Gain error of 8-bit DAC	Reference voltage = VDD	-2		2	% of FSR
Offset error	Offset error of 8-bit DAC		-5		5	mV
t _{dac_settle}	8-bit DAC settling time in static mode	DACCODE0 = 0 → 255, DAC output accurate to 1 LSB		1.5		μs

7.16 DAC

7.16.1 DAC_Supply Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{REF}	Reference voltage	VDD, External, Internal(1.4V, 2.5V)	1.4	VDD	V
I _{DAC}	DAC current consumption from VDD	VREF= VDD, No load		300	μA

7.16.2 DAC Output Specifications

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
Vo	Output voltage range	No load, Vref = VDD, DATA = 0x0	0	0.005	0.05	V
V _O	Output voltage range	No load, Vref = VDD, DATA = 0xFFF	VDD-0.05	-0.01	VDD	V



7.16.2 DAC Output Specifications (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage range	R_{load} = 3.3k Ω , Vref = VDD, DATA = 0x0	0	0.1	0.13	V
Vo	Output voltage range	R_{load} = 3.3k Ω , Vref = VDD, DATA = 0xFFF	VDD-0.13	-0.1	VDD	V
C _{L(DAC)}	Load capacitance				100	pF
I _{L(DAC)}	Load current		-1		1	mA
R _{OUT(DAC)}	Output resistance	$R_{load} = 3.3k\Omega$, Vref = VDD		3		Ω

7.16.3 DAC Dynamic Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate	DATA = 0x80 → 0xF7F → 0x80, Vref = external reference		5.5		V/µs
GE	Glitch energy	DATA = 0x800 → 0x7FF → 0x800, Vref = external reference		1.2		nV-s
PSRR_DC	Power supply rejection ratio, DC	ΔVDD = 100 mV, DATA = 0xFFF, Vref = external reference		79		dB
PSRR_AC	Power supply rejection ratio, AC	ΔVDD = 100mV at 100kHz, DATA = 0xFFF, Vref = external reference		25		dB
SNR	Signal-to-noise ratio	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		73		dB
THD	Total harmonic distortion	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		70		dB
SINAD	Signal-to-noise and distortion	Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		68.5		dB
ENOB Effective number of bits		Vref = external reference, 4kHz input with 1Msps sampling rate ⁽¹⁾		11		bits

⁽¹⁾ A low pass filter with 300 Hz to 4 kHz pass band connected at DAC output pin.

7.16.4 DAC Linearity Specifications

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution				12		bits
DNL	Differential nonlinearity	Vref = internal reference	-1		1	LSB
DNL	Differential nonlinearity	Vref = VDD	-1		1	LSB
INL	Integral nonlinearity	Vref = VDD	-4		4	LSB
E _G	Gain error	Vref = VDD	-3		3	%FSR
Eo	Offset error	Vref = VDD, With calibration		1	±3	mV
E0	Oliset error	Vref = VDD,Without calibration			±35	mv
t _{cal}	Time for offset calibration			1		ms

7.16.5 DAC Timing Specifications

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
t _{ON,12b}	Turn on time from off state (VREF ready)	DATA = 0xFFF, Error < ±2 LSB, Vref = internal reference		4.6		μs
t _{S(FS)}	Full scale settling time	DATA = 0x1EC->0xFFF->0x1EC, Error< ±2 LSB, Vref = internal reference		0.9		μs



7.17 GPAMP

7.17.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
		RRI = 0x0		-0.1		VDD-1	
V_{CM}	Common mode voltage range	RRI = 0x1		1		VDD-0. 2	V
		RRI = 0x2		-0.1		VDD-0.	
	Quiescent current, per op-amp	I _O = 0 mA, RRI = 0x0			97		μA
Iq	Quiescent current, per op-amp	I_0 = 0 mA, RRI = 0x1 or 0x2			93		μΑ
GBW	Gain-bandwidth product	C _L = 200pF			0.32		MHz
W	Input offset voltage	Noninverting, unity gain, T _A	CHOP = 0x0		±0.2	±6.5	mV
V _{OS}	input onset voltage	= 25°C, VDD = 3.3V	CHOP = 0x1		±0.08	±0.4	
dV _{OS} /dT	Input offset voltage temperature drift	Noninverting, unity gain	CHOP = 0x0		7.7		μV/°C
uv _{OS} /u1	imput onset voltage temperature unit	Normiverning, unity gain	CHOP = 0x1		0.34		μν/ Ο
		0.1V <v<sub>in<vdd-0.3v,< td=""><td>T_A = 25°C</td><td></td><td>±40</td><td></td><td></td></vdd-0.3v,<></v<sub>	T _A = 25°C		±40		
h:	Input bias for muxed I/O pin at SoC	VDD=3.3V, CHOP=0x0	T _A = 125°C		±4000		n Λ
I _{bias}	imput bias for muxed i/O pin at 300	1/00 001/01/00	T _A = 25°C		±200		pA
			T _A = 125°C		±4000		
CMRR _{DC}	Communication and DC	Over common mode voltage	CHOP = 0x0	48	77		dB
CIVIRRDC	Common mode rejection ratio, DC	range	CHOP = 0x1	56	105		aB
e _n	Input voltage poice density	Noninverting unity goin	f = 1 kHz		43		nV/√ Hz
e _n	Input voltage noise density	Noninverting, unity gain	f = 10 kHz		19		IIV/√⊓∠
R _{in}	Input resistance ⁽¹⁾				0.65		kΩ
C	Input capacitance	Common mode			4		pF
C _{in}	Imput capacitance	Differential			2		þг
A _{OL}	Open-loop voltage gain, DC	R _L = 350 kΩ, 0.3 < Vo < VDD	0-0.3	82	90	107	dB
PM	phase margin	$C_L = 200 \text{ pF, } R_L = 350 \text{ k}\Omega$		69	70	72	degree
SR	Slew rate	Noninverting, unity gain, C _L = 40 pF			0.32		V/µs
THDN	Total Harmonic Distortion + Noise				0.012		%
I _{Load}	Output load current				±10		μΑ
C _{Load}	Output load capacitance					200	pF

⁽¹⁾ R_{in} here means the input resistance of mux in GPAMP.

7.17.2 Switching Characteristics

		117 0 1	,				
PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
t _{EN}	GPAMP enable time	ENABLE = 0x0 to 0x1, Bandgap reference ON, 0.1%	Noninverting, unity gain		12	20	μs
t _{disable}	GPAMP disable time				4		ULPCLK Cycles
t _{SETTLE}	GPAMP settling time	C _L = 200 pF, Vstep = 0.3V to VDD - 0.3V, 0.1%, ENABLE = 0x1	Noninverting, unity gain		9		μs



7.18 OPA

7.18.1 Electrical Characteristics

	PARAMETER	TEST COND	ITIONS	MIN TY	P MAX	UNIT	
\/	Common mode voltage range	RRI = 0x0		-0.1	VDD-1.1	V	
V _{CM}	Common mode voltage range	RRI = 0x1		-0.1	VDD-0.3	v	
Vo	Voltage output swing from rail range	R_L = 10kΩ connected to VDD	/2	:	20 68	mV	
		L = 0m A DDL = 0v0	GBW = 0x0	1	00		
	0	I_O = 0mA, RRI = 0x0	GBW = 0x1	3:	50		
Iq	Quiescent current, per op-amp	L = 0 A DDL = 0 - 4	GBW = 0x0	1.	40 170	μA	
		I_O = 0mA, RRI = 0x1	GBW = 0x1	4:	50 600		
I _{BCS}	Burn-out current source current				2	μA	
ODW	Only have deal the man deart	0 40 5	GBW = 0x0	1	.5	N 41 1-	
GBW	Gain-bandwidth product	$C_L = 40 \text{ pF}$	GBW = 0x1		6	MHz	
		Noninverting, unity gain,	CHOP = 0x0	±C).4 ±2		
	land off and an in-	$VDD = 3.3V, T_A = 25^{\circ}C$	CHOP = 0x1		±0.3		
V _{OS}	Input offset voltage	Noninverting, unity gain,	CHOP = 0x0	±1	.5 ±3.5	mV	
		VDD = 3.3V	CHOP = 0x1	±C	0.1 ±0.5		
		Noninverting, unity gain,	GBW = 0x0	:	±6		
dV _{OS} /dT	Input offset voltage temperature drift	CHOP = 0x0	GBW = 0x1	±5	5.2	μV/°C	
	dilit	Noninverting, unity gain, CHC)P = 0x1	±C).5		
	Power Supply Rejection Ratio,		CHOP = 0x0		45 200		
PSRR _{DC}	DC	Noninverting, unity gain	CHOP = 0x1		40 200	μV/V	
		0.1V <v<sub>in<vdd-0.3v, vdd="</td"><td>T_A = 25°C</td><td>±</td><td>50</td><td>pА</td></vdd-0.3v,></v<sub>	T _A = 25°C	±	50	pА	
		3.3V, CHOP=0x0	T _A = 125°C	±0.:	35 ±100	nA	
I _{bias}	Input bias current	0.1V <v<sub>in<vdd-0.3v, vdd="</td"><td>T_A = 25°C</td><td>±C</td><td>0.4</td><td>nA</td></vdd-0.3v,></v<sub>	T _A = 25°C	±C	0.4	nA	
		3.3V, CHOP=0x1	T _A = 125°C	±C	0.4 ±104	nA	
		0.1V <v<sub>in<vdd-0.3v, vdd="</td"><td>T_A = 25°C</td><td>:</td><td>±6</td><td>pA</td></vdd-0.3v,></v<sub>	T _A = 25°C	:	±6	pA	
	Input bias current for dedicated	3.3V, CHOP=0x0	T _A = 125°C	±0.:	35 ±0.4	nA	
I _{bias}	OPA input pin	0.1V <v<sub>in<vdd-0.3v, vdd="</td"><td>T_A = 25°C</td><td>±C</td><td>).4</td><td>pA</td></vdd-0.3v,></v<sub>	T _A = 25°C	±C).4	pA	
		3.3V, CHOP=0x1	T _A = 125°C	±C	0.4 ±0.5	nA	
		RRI = 0x0:	CHOP = 0x0		 89		
CMRR _{DC}	Common mode rejection ratio, DC	0V <v<sub>CM<vdd-1.1v RRI = 0x1: 0V<v<sub>CM<vdd-0.3v< td=""><td>CHOP = 0x1 or 0x2</td><td>73 1</td><td>02</td><td>dB</td></vdd-0.3v<></v<sub></vdd-1.1v </v<sub>	CHOP = 0x1 or 0x2	73 1	02	dB	
	Innut valtage paige density	GBW = 0x0, Noninverting,	f = 1kHz	2-	40	n) //s/11=	
	Input voltage noise density	unity gain, CHOP = 0x0	f = 10kHz		88	nV/√ Hz	
Δ.	Integrated voltage noise, input	f = 0.1Hz to 10Hz, GBW =	CHOP = 0x0		75	.,	
e _n	referred	0x0, Noninverting, unity gain	CHOP = 0x1 or 0x2		2	μVpp	
	Integrated voltage noise, output referred	f = 0.1Hz to 10MHz, GBW = 0 Noninverting, unity gain	0x0, CHOP = 0x0,	1	.5	mVpp	
R _{in}	Input resistance (1)			2	2.6	kΩ	
C _{in}	Input capacitance	Common mode			3	pF	
A _{OL}	Open-loop voltage gain, DC	$R_L = 20k\Omega$ to GND, 0.3 <vo<vdd-0.3< td=""><td></td><td>93</td><td>dB</td></vo<vdd-0.3<>			93	dB	
DM	nhoos marain		GBW = 0x0	,	57	dograd	
⊏ IVI	PM phase margin $C_L = 40pF$ $GBW = 0x1$			48	degree		



7.18.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN T	TYP MAX	UNIT
SR	Slew rate	Noninverting, unity gain, C _L =	GBW = 0x0		1.3	V/µs
SIX .	Siew fate	40 pF	GBW = 0x1		4.9	- ν/μδ
THDN	Total harmonic distortion + noise	Noninverting, unity gain, GBW Integration BW = 100kHz	/ = 0x0, f = 1.5kHz,	= 0x0, f = 1.5kHz, 0.0034		- %
ITIDIN		Noninverting, unity gain, GBW Integration BW = 100kHz	/ = 0x1, f = 6kHz,	0.	004	70
	Output load current	GBW = 0x0			±9	mA
Load	Output load current	GBW = 0x1			±30	_ IIIA
C _{Load}	Output load capacitance				40	pF

⁽¹⁾ R_{in} here means the input resistance of mux in OPA.

7.18.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
+	OPA enable time	ENABLE = 0x0 to 0x1, Bandgap reference ON,	GBW = 0x0		7.3	12	IIC.
t _{EN}	OFA enable time	0.1%, Noninverting, unity gain	GBW = 0x1		4.4	6	μs
t _{disable}	OPA disable time				4		ULPCLK cycles
	OPA Chopping		GAIN = 0x0		125		
			GAIN = 0x1		62.5		kHz
f		CHOP = 0x1 or 0x2	GAIN = 0x2		31.25		
† _{CHOP}	Frequency		GAIN = 0x3	1	15.625		
			GAIN = 0x4		7.8		
			GAIN = 0x5		3.9		
		C _L = 40 pF, Vstep = 0.3V to VDD-0.3V, 0.1%,	GBW = 0x0		2.5	9	
t _{SETTLE}	OPA settling time	ENABLE = 0x1, Noninverting, unity gain	GBW = 0x1		1.3	5	μs
		Change in op-amp configuration (CFG)			25	50	

7.18.3 PGA Mode

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		GAIN = 0x0	-0.05%	1	+0.05%	
		GAIN = 0x1	-0.6%	2	+0.6%	
	non inverting gain	GAIN = 0x2	-0.8%	4	+0.8%	
	non- inverting gain	GAIN = 0x3	-1%	8	+1%	
		GAIN = 0x4	-1.5%	16	+1.5%	
G		GAIN = 0x5	-2.6%	32	+2.6%	V/V
		GAIN = 0x1	-0.8%	-1	+0.8%	
		GAIN = 0x2	-1.0%	-3	+1.0%	
	inverting gain	GAIN = 0x3	-1.2%	-7	1.2%	
		GAIN = 0x4	-1.5%	-15	1.5%	
		GAIN = 0x5	-2.7%	-31	2.7%	



7.18.3 PGA Mode (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN TYP	MAX	UNIT
		GAIN = 0x1	R1	64		
		GAIN - UXT	R2 (feedback resistor)	64		
		GAIN = 0x2	R1	32		
		GAIN - UXZ	R2 (feedback resistor)	96		
	Programmable gain	GAIN = 0x3	R1	16		kΩ
R _{PGA}	stage resistance	GAIN - UX3	R2 (feedback resistor)	112		KLZ
		CAIN - 0.4	R1	8		
		GAIN = 0x4	R2 (feedback resistor)	120		
		CAIN - OVE	R1	4		
		GAIN = 0x5	R2 (feedback resistor)	124		
G/dV	Gain supply drift			0.02	1	%/V
G/dT	Gain temperature drift			0.002	0.02	%/C
TUD	Total harmonic distortion	$f = 3kHz$, $R_L = 1.5kOhm$ to V	DD/2, GBW = 0x1, GAIN = 0x1	75		٩D
THD	Total harmonic distortion	f = 188Hz, R _L = 1.5kOhm to	VDD/2, GBW = 0x1, GAIN = 0x5	55		dB

7.19 I2C

7.19.1 I2C Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	Standard	mode	Fast mo	ode	Fast mod	e plus	UNIT
	PARAMETERS	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f _{I2C}	I2C input clock frequency	I2C in Power Domain0	2	32	8	32	20	32	MHz
f _{SCL}	SCL clock frequency			0.1		0.4		1	MHz
t _{HD,STA}	Hold time (repeated) START		4		0.6		0.26		us
t_{LOW}	LOW period of the SCL clock		4.7		1.3		0.5		us
t _{HIGH}	High period of the SCL clock		4		0.6		0.26		us
t _{SU,STA}	Setup time for a repeated START		4.7		0.6		0.26		us
t _{HD,DAT}	Data hold time		0		0		0		ns
t _{SU,DAT}	Data setup time		250		100		50		ns
t _{SU,STO}	Setup time for STOP		4		0.6		0.26		us
t _{BUF}	bus free time between a STOP and START condition		4.7		1.3		0.5		us
t _{VD;DAT}	data valid time			3.45		0.9		0.45	us
t _{VD;ACK}	data valid acknowledge time			3.45		0.9		0.45	us

7.19.2 I2C Filter

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		AGFSELx = 0	5	5.5	32	ns
f	Pulse duration of spikes suppressed by	AGFSELx = 1	8	15	55	ns
† _{SP}	input filter	AGFSELx = 2	18	38	115	ns
		AGFSELx = 3	50	74	150	ns



7.19.3 I²C Timing Diagram




Figure 7-5. I2C Timing Diagram

7.20 SPI

7.20.1 SPI

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
f _{SPI}	SPI clock frequency	Clock max speed = 32MHz 1.62 < VDD < 3.6V Controller mode			16	MHz
f _{SPI}	SPI clock frequency	Clock max speed = 32MHz 1.62 < VDD < 3.6V Peripheral mode			16	MHz
f _{SPI}	SPI clock frequency	Clock max speed >= 32MHz 1.62 < VDD < 3.6V Controller mode			16	MHz
f _{SPI}	SPI clock frequency	Clock max speed >= 48MHz 1.62 < VDD < 2.7V Controller mode with High speed IO			24	MHz
f _{SPI}	SPI clock frequency	Clock max speed >= 64MHz 2.7 < VDD < 3.6V Controller mode with High speed IO			32	MHz
f _{SPI}	SPI clock frequency	Clock max speed >= 32MHz 1.62 < VDD < 3.6V Peripheral mode			16	MHz
f _{SPI}	SPI clock frequency	Clock max speed >= 48MHz 1.62 < VDD < 2.7V Peripheral mode with High speed IO			24	MHz
f _{SPI}	SPI clock frequency	Clock max speed >= 64MHz 2.7 < VDD < 3.6V Peripheral mode with High speed IO			32	MHz
DC _{SCK}	SCK Duty Cycle		40	50	60	%
Controller						
t _{SCLK_H/L}	SCLK High or Low time		(tSPI/2) -	tSPI / 2	(tSPI/2) + 1	ns
t _{SU.CI}	POCI input data setup time (1)	2.7 < VDD < 3.6V, delayed sampling enabled	1			ns
t _{SU.CI}	POCI input data setup time (1)	1.62 < VDD < 2.7V, delayed sampling enabled	1			ns
t _{su.cı}	POCI input data setup time (1)	2.7 < VDD < 3.6V, no delayed sampling	27			ns
t _{su.cı}	POCI input data setup time (1)	1.62 < VDD < 2.7V, no delayed sampling	35			ns
t _{HD.CI}	POCI input data hold time		9			ns
t _{VALID.CO}	PICO output data valid time (2)			<u> </u>	10	ns



7.20.1 SPI (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{HD.CO}	PICO output data hold time (3)		1			ns
Peripheral						
t _{CS.LEAD}	CS lead-time, CS active to clock		8			ns
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			ns
t _{CS.ACC}	CS access time, CS active to POCI data out				23	ns
t _{CS.DIS}	CS disable time, CS inactive to POCI high inpedance				19	ns
t _{SU.PI}	PICO input data setup time		7			ns
t _{HD.PI}	PICO input data hold time		31.25			ns
t _{VALID.PO}	POCI output data valid time ⁽²⁾	2.7 < VDD < 3.6V			24	ns
t _{VALID.PO}	POCI output data valid time ⁽²⁾	1.62 < VDD < 2.7V			31	ns
t _{HD.PO}	POCI output data hold time ⁽³⁾		12			ns

- (1) The POCI input data setup time can be fully compensated when delayed sampling feature is enabled.
- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
- (3) Specifies how long data on the output is valid after the output changing SCLK clock edge

7.20.2 SPI Timing Diagram




Figure 7-6. SPI timing diagram - Controller Mode






Figure 7-7. SPI timing diagram - Peripheral Mode

7.21 UART

ADVANCE INFORMATION

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{UART}	UART input clock frequency	UART in Power Domain1			80	MHz
f _{UART}	UART input clock frequency	UART in Power Domain0			40	MHz
f _{BITCLK}	BITCLK clock frequency(equals baud rate in MBaud)	UART in Power Domain1			10	MHz
f _{BITCLK}	BITCLK clock frequency(equals baud rate in MBaud)	UART in Power Domain0			5	MHz
		AGFSELx = 0		6		ns
4	Pulse duration of spikes	AGFSELx = 1		14	35	ns
t _{SP}	suppressed by input filter	AGFSELx = 2		22	60	ns
		AGFSELx = 3		35	90	ns

7.22 TIMx

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TIMx in Power Domain 1, f _{TIMxCLK} = 80MHz	12.5			ns
t _{res}	Timer resolution time	TIMx in Power Domain 0, f _{TIMxCLK} = 40MHz	25			ns
			1			t _{TIMxCLK}

7.23 TRNG

7.23.1 TRNG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGIACT	TRNG active current	TRNG clock = 20MHz		75		μA



7.23.2 TRNG Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRNGCLK _F	TRNG input clock frequency		9.5	10	25	MHz
TRNG _{STARTUP}	TRNG startup time			100		μs
TRNG _{LAT32}	Latency to generate 32 random bits	Decimation ratio = 4, TRNG clock = 20MHz		6.4		μs
TRNG _{LAT256}	Latency to generate 256 random bits	Decimation ratio = 4, TRNG clock = 20MHz		51.2		μs

7.24 Emulation and Debug

7.24.1 SWD Timing

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SWD}	SWD frequency				10	MHz



8 Detailed Description

The following sections describe all of the components that make up the devices in this data sheet. The peripherals integrated into these devices are configured by software through Memory Mapped Registers (MMRs). For more details, see the corresponding chapter of the MSPMO G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.1 CPU

The CPU sub system (MCPUSS) implements an ARM Cortex-M0+ CPU, an instruction pre-fetch/cache, a system timer, a memory protection unit, and interrupt management features. The ARM Cortex-M0+ is a cost-optimized, 32-bit CPU which delivers high performance and low power to embedded applications. Key features of the CPU Sub System include:

- ARM Cortex-M0+ CPU supporting clock frequencies from 32kHz to 80MHz
 - ARMv6-M Thumb instruction set (little endian) with single-cycle 32x32 multiply instruction
 - Single-cycle access to GPIO registers via ARM single-cycle IO port
- Pre-fetch logic to improve sequential code execution, and I-cache with 4 64-bit cache lines
- System timer (SysTick) with 24-bit down counter and automatic reload
- Memory protection unit (MPU) with 8 programmable regions
- · Nested vectored interrupt controller (NVIC) with 4 programmable priority levels and tail-chaining
- Interrupt groups for expanding the total interrupt sources, with jump index for low interrupt latency

8.2 Operating Modes

MSPM0G MCUs provide five main operating modes (power modes) to allow for optimization of the device power consumption based on application requirements. In order of decreasing power, the modes are: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. The CPU is active executing code in RUN mode. Peripheral interrupt events can wake the device from SLEEP, STOP, or STANDBY mode to the RUN mode. SHUTDOWN mode completely disables the internal core regulator to minimize power consumption, and wake is only possible via NRST, SWD, or a logic level match on certain IOs. RUN, SLEEP, STOP, and STANDBY modes also include several configurable policy options (e.g. RUN.x) for balancing performance with power consumption.

To further balance performance and power consumption, MSPM0G devices implement two power domains: PD1 (for the CPU, memories, and high performance peripherals), and PD0 (for low speed, low power peripherals). PD1 is always powered in RUN and SLEEP modes, but is disabled in all other modes. PD0 is always powered in RUN, SLEEP, STOP, and STANDBY modes. PD1 and PD0 are both disabled in SHUTDOWN mode.

8.2.1 Functionality by Operating Mode (MSPM0G350x)

Supported functionality in each operating mode is given in Table 8-1.

Functional key:

- **EN**: The function is enabled in the specified mode.
- **DIS**: The function is disabled (either clock or power gated) in the specified mode, but the function's configuration is retained.
- **OPT**: The function is optional in the specified mode, and remains enabled if configured to be enabled.
- NS: The function is not automatically disabled in the specified mode, but it is not supported.
- **OFF**: The function is fully powered off in the specified mode, and no configuration information is retained. When waking up from an OFF state, all module registers must be re-configured to the desired settings by application software.



Table 8-1. Supported Functionality by Operating Mode

		Table	RUN	pporte	d Func	SLEEP	.y .by C	perati	STOP	ue	STAN	NDBY	7
OPERATI	NG MODE	RUNO	RUN1	RUN2	SLEEP0	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN
	SYSOSC	EN	EN	DIS	EN	EN	DIS	OPT ⁽¹⁾	EN	DIS	DIS	DIS	OFF
Oscillators	LFOSC or LFXT					EN (LFC	SC or L	FXT)					OFF
	HFXT	OPT	DIS	DIS	OPT	DIS	DIS	DIS	DIS	DIS	DIS	DIS	OFF
	SYSPLL	OPT	DIS	DIS	OPT	DIS	DIS	DIS	DIS	DIS	DIS DIS		OFF
	CPUCLK	80 MHz	32 kHz	32 kHz				DI	S			·	OFF
	MCLK to PD1	80 MHz	32 kHz	32 kHz	80 MHz	32 kHz	32 kHz			DIS			OFF
	ULPCLK to PD0	40 MHz	32 kHz	32 kHz	40 MHz	32 kHz	32 kHz	4 MHz	4 MHz	32	kHz	DIS	OFF
	ULPCLK to TIMG0/8	40 MHz	32 kHz	32 kHz	40 MHz	32 kHz	32 kHz	4 MHz	4 MHz		32 kHz		OFF
	RTCCLK					3	2 kHz						OFF
Clocks	MFCLK	OPT	D	IS	OPT	D	IS	OI	PT		DIS	OFF	
	MFPCLK	OPT	D	IS	OPT	D	IS	OI	PT		DIS		OFF
	LFCLK					32 kH	łz					DIS	OFF
	LFCLK to TIMG0/8	32 kHz						OFF					
	LFCLK Monitor						OPT						OFF
	MCLK Monitor					OP	Γ					DIS	OFF
	POR monitor						E	EN					
PMU	BOR monitor						EN						OFF
	Core regulator			FULL I	DRIVE			RED	UCED D	RIVE	LOW	DRIVE	OFF
	CPU		EN					DI	S				OFF
O	DMA			OF	PT				DIS (trig	gers su	pported)		OFF
Core Functions	Flash			Е	N					DIS			OFF
	SRAM			Е	N					DIS			OFF
	CRC			OI	PT .					DIS			OFF
	UART3			OF	PT					DIS			OFF
	SPI0, SPI1			O	PT				DIS			OFF	
	MATHACL			OF	PT					OFF			
PD1 Peripherals	AES			O	PT			OFF					
. oripriorais	MCAN0			OI	PT						OFF		
	TIMA0, TIMA1			OF	PT			OFF					
	TIMG6, TIMG7			OF	PT						OFF		
	TIMG1, TIMG12			OF	PΤ						OFF		



Table 8-1. Supported Functionality by Operating Mode (continued)

			RUN		;	SLEEP	•		STOP			NDBY	z
OPERATI	ING MODE	RUNO	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN
	TIMG0, TIMG8						OPT						OFF
	RTC						OPT						OFF
PD0	UART0, UART1, UART2					OPT	Г					OPT ⁽²⁾	OFF
Peripherals	I2C0, I2C1					OPT						OPT ⁽²⁾	OFF
	GPIOA, GPIOB ⁽³⁾					OPT	Г					OPT ⁽²⁾	OFF
	WWDT0, WWDT1					OPT	Г					DIS	OFF
	TRNG			OF	PT .						OFF		
	ADC0, ADC1 ⁽³⁾				OP1	Ī		•		NS (trig	gers su	pported)	OFF
	DAC0				OP1	Γ					NS		OFF
Analog	OPA0, OPA1	OPT	NS	3	OPT	N	S	0	PT		NS		OFF
	GPAMP				OP1						NS		OFF
	COMP0, COMP1, COMP2 OPT						OFF						
IOMUX and IO Wakeup		EN							DIS w/ WAKE				
Wake Sources N/A ANY IRQ PD0 IRQ				IOMUX, NRST, SWD									

- (1) If STOP0 is entered from RUN1 (SYSOSC enabled but MCLK sourced from LFCLK), SYSOSC remains enabled as it was in RUN1, and ULPCLK remains at 32 kHz as it was in RUN1. If STOP0 is entered from RUN2 (SYSOSC was disabled and MCLK was sourced from LFCLK), SYSOSC remains disabled as it was in RUN2, and ULPCLK remains at 32 kHz as it was in RUN2.
- (2) When using the STANDBY1 policy for STANDBY, only TIMG0, TIMG8, and the RTC are clocked. Other PD0 peripherals can generate an asynchronous fast clock request upon external activity but are not actively clocked.
- (3) For ADCx and GPIO Ports A and B, the digital logic is in PD0 and the register interface is in PD1. These peripherals support fast single-cycle register access when PD1 is active and also support basic operation down to STANDBY mode where PD0 is still active.

8.3 Power Management Unit (PMU)

The power management unit (PMU) generates the internally regulated core supplies for the device and provides supervision of the external supply (VDD). The PMU also contains the bandgap voltage reference used by the PMU itself as well as analog peripherals. Key features of the PMU include:

- Power-on reset (POR) supply monitor
- Brown-out reset (BOR) supply monitor with early warning capability using three programmable thresholds
- Core regulator with support for RUN, SLEEP, STOP, and STANDBY operating modes to dynamically balance performance with power consumption
- Parity-protected trim to immediately generate a power-on reset (POR) in the event that a power management trim is corrupted

For more details, see the PMU chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.4 Clock Module (CKM)

The clock module provides the following oscillators:

LFOSC: Internal low-frequency oscillator (32KHz)



- SYSOSC: Internal high-frequency oscillator (4MHz or 32MHz with factory trim, 16MHz or 24MHz with user trim)
- LFXT/LFCKIN: low-frequency external crystal oscillator or digital clock input (32KHz)
- HFXT/HFCKIN: high-frequency external crystal oscillator or digital clock input (4 to 48MHz)
- **SYSPLL**: system phase locked loop with 3 outputs (32 to 80MHz)

The following clocks are distributed by the clock module for use by the processor, bus, and peripherals:

- MCLK: Main system clock for PD1 peripherals, derived from SYSOSC, LFCLK, or HSCLK, active in RUN and SLEEP modes
- CPUCLK: Clock for the processor (derived from MCLK), active in RUN mode
- ULPCLK: Ultra-low power clock for PD0 peripherals, active in RUN, SLEEP, STOP, and STANDBY modes
- MFCLK: 4MHz fixed mid-frequency clock for peripherals, available in RUN, SLEEP, and STOP modes
- MFPCLK: 4MHz fixed mid-frequency precision clock, available in RUN, SLEEP, and STOP modes
- LFCLK: 32kHz fixed low-frequency clock for peripherals or MCLK, active in RUN, SLEEP, STOP, and STANDBY modes
- ADCCLK: ADC clock, available in RUN, SLEEP and STOP modes
- CLK_OUT: Used to output a clock externally, available in RUN, SLEEP, STOP, and STANDBY modes
- HFCLK: High frequency clock derived from HFXT or HFCLK_IN, available in RUN and SLEEP mode
- HSCLK: High speed clock derived from HFCLK or the SYSPLL, available in RUN and SLEEP mode
- · CANCLK: CAN functional clock, derived from HFCLK or SYSPLL

For more details, see the CKM chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.5 DMA

The direct memory access (DMA) controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA can be used to move data from ADC conversion memory to SRAM. The DMA reduces system power consumption by allowing the CPU to remain in low power mode, without having to awaken to move data to or from a peripheral.

The DMA in these devices support the following key features:

- 7 independent DMA transfer channels
 - 3 full-feature channel (DMA0, DMA1 and DMA2), supporting repeated transfer modes
 - 4 basic channels (DMA3, DMA4, DMA5 and DMA6) supporting single transfer modes
- Configurable DMA channel priorities
- Byte (8-bit), short word (16-bit), word (32-bit) and long word (64-bit) or mixed byte and word transfer capability
- Transfer counter block size supports up to 64k transfers of any data type
- Configurable DMA transfer trigger selection
- Active channel interruption to service other channels
- · Early interrupt generation for ping-pong buffer architecture
- Cascading channels upon completion of activity on another channel
- Stride mode to support data re-organization, such as 3-phase metering applications

Table 8-2 lists the available triggers for the DMA which are configured using the DMATCTL.DMATSEL control bits in the DMA memory mapped registers. Please note that if the DMA controller is to be configured for DMA transfers which access the SRAM, the ECC protected SRAM address region must not be used by the DMA or the CPU. In cases where the DMA must access SRAM, configure the DMA and CPU to use only the parity checked SRAM address region or the unchecked SRAM address region

Table 8-2. DMA Trigger Mapping

Trigger 0:12	Source	Trigger 13:24	Source
0	Software	13	SPI1 Publisher 1
1	Generic Subscriber 0 (FSUB_0)	14	SPI1 Publisher 2
2	Generic Subscriber 1 (FSUB_1)	15	UART3 Publisher 1
3	AES Publisher 1	16	UART3 Publisher 2



Table 8-2. DMA Trigger Mapping (continued)

Trigger 0:12	Source	Trigger 13:24	Source
4	AES Publisher 2	17	UART0 Publisher 1
5	AES Publisher 3	18	UART0 Publisher 2
6	DAC0 Publisher 2	19	UART1 Publisher 1
7	I2C0 Publisher 1	20	UART1 Publisher 2
8	I2C0 Publisher 2	21	UART2 Publisher 1
9	I2C1 Publisher 1	22	UART2 Publisher 2
10	I2C1 Publisher 2	23	ADC0 Publisher 2
11	SPI0 Publisher 1	24	ADC1 Publisher 2
12	SPI0 Publisher 2		

For more details, see the DMA chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.6 Events

The event manager transfers digital events from one entity (for example, a peripheral) to another (for example, a second peripheral, the DMA, or the CPU). The event manager implements event transfer through a defined set of event publishers (generators) and subscribers (receivers) which are interconnected through an event fabric containing a combination of static and programmable routes.

Events which are transferred by the event manager include:

- Peripheral event transferred to the CPU as an interrupt request (IRQ) (Static Event)
 - Example: RTC interrupt is sent to the CPU
- Peripheral event transferred to the DMA as a DMA trigger (DMA Event)
 - Example: UART data receive trigger to DMA to request a DMA transfer
- Peripheral event transferred to another peripheral to directly trigger an action in hardware (Generic Event)
 - Example: TIMx timer peripheral publishes a periodic event to the ADC subscriber port, and the ADC uses the event to trigger start-of-sampling

Refer to Event chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual for more information.

Table 8-3. Generic Event Channels

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish its event to another entity (or entities, in the case of a splitter route), where an entity may be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
0	No generic event channel selected	N/A
1	Generic event channel 1 selected	1:1
2	Generic event channel 2 selected	1:1
3	Generic event channel 3 selected	1:1
4	Generic event channel 4 selected	1:1
5	Generic event channel 5 selected	1:1
6	Generic event channel 6 selected	1:1
7	Generic event channel 7 selected	1:1
8	Generic event channel 8 selected	1:1
9	Generic event channel 9 selected	1:1
10	Generic event channel 10 selected	1:1
11	Generic event channel 11 selected	1:1
12	Generic event channel 12 selected	1 : 2 (splitter)



Table 8-3. Generic Event Channels (continued)

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish its event to another entity (or entities, in the case of a splitter route), where an entity may be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
13	Generic event channel 13 selected	1 : 2 (splitter)
14	Generic event channel 14 selected	1 : 2 (splitter)
15	Generic event channel 15 selected	1 : 2 (splitter)

8.7 Memory

8.7.1 Memory Organization

Table 8-4 summarizes the memory map of the devices. For more information about the memory region detail, see the *Platform Memory Map* section in the *MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual*.

Table 8-4. Memory Organization

MEMORY REGION	SUBREGION	MSPM0G3505	MSPM0G3506	MSPM0G3507
Code (Flash)	MAIN ECC Corrected	32KB-8B ⁽¹⁾ 0x0000.0000 to 0x0000.7FF8	64KB-8B ⁽¹⁾ 0x0000.0000 to 0x0000.FFF8	128KB-8B ⁽¹⁾ 0x0000.0000 to 0x0001.FFF8
	MAIN ECC Uncorrected	0x0040.0000 to 0x0040.7FF8	0x0040.0000 to 0x0040.FFF8	0x0040.0000 to 0x0041.FFF8
	Default (ECC Corrected)	16KB 0x2000.0000 to 0x200F.FFFF	32KB 0x2000.0000 to 0x200F.FFFF	32KB 0x2000.0000 to 0x200F.FFFF
SRAM (SRAM)	Parity checked	0x2010.0000 to 0x201F.FFFF	0x2010.0000 to 0x201F.FFFF	0x2010.0000 to 0x201F.FFFF
, ,	Un-checked	0x2020.0000 to 0x202F.FFFF	0x2020.0000 to 0x202F.FFFF	0x2020.0000 to 0x202F.FFFF
	ECC/parity code	0x2030.0000 to 0x203F.FFFF	0x2030.0000 to 0x203F.FFFF	0x2030.0000 to 0x203F.FFFF
	Peripherals	0x4000.0000 to 0x40FF.FFFF	0x4000.0000 to 0x40FF.FFFF	0x4000.0000 to 0x40FF.FFFF
	MAIN Corrected	0x4100.0000 to 0x4100.8000	0x4100.0000 to 0x4101.0000	0x4100.0000 to 0x4102.0000
	MAIN Uncorrected	0x4140.0000 to 0x4140.8000	0x4140.0000 to 0x4141.0000	0x4140.0000 to 0x4142.0000
	MAIN ECC code	0x4180.0000 to 0x4180.8000	0x4180.0000 to 0x4181.0000	0x4180.0000 to 0x4182.0000
Peripheral	NONMAIN Corrected	512 bytes 0x41C0.0000 to 0x41C0.0200	512 bytes 0x41C0.0000 to 0x41C0.0200	512 bytes 0x41C0.0000 to 0x41C0.0200
	NONMAIN Uncorrected	0x41C1.0000 to 0x41C1.0200	0x41C1.0000 to 0x41C1.0200	0x41C1.0000 to 0x41C1.0200
	NONMAIN ECC code	0x41C2.0000 to 0x41C2.0200	0x41C2.0000 to 0x41C2.0200	0x41C2.0000 to 0x41C2.0200
	FACTORY Corrected	0x41C4.0000 to 0x41C4.0080	0x41C4.0000 to 0x41C4.0080	0x41C4.0000 to 0x41C4.0080
	FACTORY Uncorrected	0x41C5.0000 to 0x41C5.0080	0x41C5.0000 to 0x41C5.0080	0x41C5.0000 to 0x41C5.0080
	FACTORY ECC code	0x41C6.0000 to 0x41C6.0080	0x41C6.0000 to 0x41C6.0080	0x41C6.0000 to 0x41C6.0080



Table 8-4. Memory Organization (continued)

MEMORY REGION	SUBREGION	MSPM0G3505	MSPM0G3506	MSPM0G3507
Sub	system	0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFFF
Syste	em PPB	0xE000.0000 to 0xE00F.FFFF	0xE000.0000 to 0xE00F.FFFF	0xE000.0000 to 0xE00F.FFFF

- 1) First 32KB flash memory (address 0x0000.0000 to 0x0000.8000) has up to 100000 program/erase cycles.
- (2) If the DMA controller is to be configured for DMA transfers which access the SRAM, the ECC protected SRAM address region must not be used by the DMA or the CPU. In cases where the DMA must access SRAM, configure the DMA and CPU to use only the parity checked SRAM address region or the unchecked SRAM address region

8.7.2 Peripheral File Map

Table 8-5 lists the available peripherals and the register base address for each.

Table 8-5. Peripherals Summary

table 6-6. I elipherals Galliniary			
Peripheral Name	Base Address	Size	
COMP0	0x40008000	0x2000	
COMP1	0x4000A000	0x2000	
COMP2	0x4000C000	0x2000	
DAC_OUT	0x40018000	0x2000	
OPA0	0x40020000	0x2000	
OPA1	0x40022000	0x2000	
VREF	0x40030000	0x2000	
WWDT0	0x40080000	0x2000	
WWDT1	0x40082000	0x2000	
TIMG0	0x40084000	0x2000	
TIMG8	0x40090000	0x2000	
RTC	0x40094000	0x2000	
GPIO0	0x400A0000	0x2000	
GPIO1	0x400A2000	0x2000	
SYSCTL	0x400AF000	0x3000	
DEBUGSS	0x400C7000	0x2000	
EVENT	0x400C9000	0x3000	
NVMNW	0x400CD000	0x2000	
I2C0	0x400F0000	0x2000	
I2C1	0x400F2000	0x2000	
UART1	0x40100000	0x2000	
UART2	0x40102000	0x2000	
UART0	0x40108000	0x2000	
MCPUSS	0x40400000	0x2000	
MATHACL	0x40410000	0x2000	
WUC	0x40424000	0x1000	
IOMUX	0x40428000	0x2000	
DMA	0x4042A000	0x2000	
CRC	0x40440000	0x2000	
AES	0x40442000	0x2000	
TRNG	0x40444000	0x2000	
SPI0	0x40468000	0x2000	
SPI1	0x4046A000	0x2000	
UART3	0x40500000	0x2000	



Table 8-5. Peripherals Summary (continued)

Peripheral Name	Base Address	Size
CAN-FD	0x40508000	0x8000
ADC0	0x4000000	0x1000
ADC1	0x40002000	0x1000
ADC0 ⁽¹⁾	0x40556000	0x1000
ADC1 ⁽¹⁾	0x40558000	0x1000
TIMAO	0x40860000	0x2000
TIMA1	0x40862000	0x2000
TIMG6	0x40868000	0x2000
TIMG7	0x4086A000	0x2000
TIMG12	0x40870000	0x2000

⁽¹⁾ Aliased region of ADC0 and ADC1 memory-mapped registers



8.7.3 Peripheral Interrupt Vector

Table 8-6 shows the IRQ number and the interrupt group number for each periperals in this device.

Table 8-6. Interrupt vector number				
Peripheral Name	NVIC IRQ	Group IIDX		
WWDT0	0	0		
WWDT1	0	1		
DEBUGSS	0	2		
NVMNW	0	3		
EVENT SUB PORT0	0	4		
EVENT SUB PORT1	0	5		
SYSCTL	0	6		
GPIO0	1	0		
GPIO1	1	1		
COMP0	1	2		
COMP1	1	3		
COMP2	1	4		
TRNG	1	5		
TIMG8	2	-		
UART3	3	-		
ADC0	4	-		
ADC1	5	-		
CAN-FD	6	-		
DAC_OUT	7	-		
SPI0	9	-		
SPI1	10	-		
UART1	13	-		
UART2	14	-		
UART0	15	-		
TIMG0	16	-		
TIMG6	17	-		
TIMA0	18	-		
TIMA1	19	-		
TIMG7	20	-		
TIMG12	21	-		
I2C0	24	-		
I2C1	25	-		
AES	28	-		
RTC	30	-		
DMA	31	-		

8.8 Flash Memory

A single bank of non-volatile flash memory is provided for storing executable program code and application data. Key features of the flash include:

- Hardware ECC protection (encode and decode) with single bit error correction and double-bit error detection
- In-circuit program and erase operations supported across the entire recommended supply range
- Small 1kB sector sizes (minimum erase resolution of 1kB)



• Up to 100,000 program/erase cycles on the lower 32kB of the flash memory, with up to 10,000 program/erase cycles on the remaining flash memory (devices with 32kB support 100,000 cycles on the entire flash memory)

For a complete description of the flash memory, see the NVM chapter of the technical reference manual.

8.9 SRAM

MSPM0Gxx MCUs include a low power, high performance SRAM memory with zero wait state access across the supported CPU frequency range of the device. MSPM0Gxx MCUs also provides up to 32KB of ECC protected SRAM with hardware parity. SRAM memory may be used for storing volatile information such as the call stack, heap, global data, and code. The SRAM memory content is fully retained in run, sleep, stop, and standby operating modes and is lost in shutdown mode. A write protection mechanism is provided to allow the application to prevent unintended modifications to the SRAM memory. Write protection is useful when placing executable code into SRAM as it provides a level of protection against unintentional overwrites of code by either the CPU or DMA. Placing code in SRAM can improve performance of critical loops by enabling zero wait state operation and lower power consumption. Please note that if the DMA controller is to be configured for DMA transfers which access the SRAM, the ECC protected SRAM address region must not be used by the DMA or the CPU. In cases where the DMA must access SRAM, configure the DMA and CPU to use only the parity checked SRAM address region or the unchecked SRAM address region

8.10 GPIO

The general purpose input/output (GPIO) peripheral provides the user with a means to write data out and read data in to and from the device pins. Through the use of the Port A and Port B GPIO peripherals, these devices support up to 60 GPIO pins.

The key features of the GPIO module include:

- 0 wait state MMR access from CPU
- Set/Clear/Toggle multiple bits without the need of a read-modify-write construct in software
- GPIOs with "Standard with Wake" drive functionality able to wake the device from SHUTDOWN mode
- "FastWake" feature enables low-power wakeup from STOP and STANDBY modes for any GPIO port
- · User controlled input filtering

For more details, see the GPIO chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.11 IOMUX

The IOMUX peripheral enables IO pad configuration and controls digital data flow to and from the device pins. The key features of the IOMUX include:

- IO Pad configuration registers allow for programmable drive strength, speed, pullup-down, and more
- · Digital pin muxing allows for multiple peripheral signals to be routed to the same IO pad
- · Pin functions and capabilities are user-configured using the PINCM register

For more details, see the IOMUX chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.12 ADC

Both 12-bit analog-to-digital converter (ADC) modules in these devices, ADC0 and ADC1, support fast 12-bit conversions with single-ended inputs and simultaneous sampling operation.

ADC features include:

- 12-bit output resolution at 4Msps with greater than 11 ENOB
- HW averaging enables 14-bit effective resolution at 250ksps
- Up to 17 total external input channels with individual result storage registers
- Internal channels for temperature sensing, supply monitoring, and analog signal chain (interconnection with OPA, DAC, etc.)
- Software selectable reference:
 - Configurable internal reference voltage of 1.4V and 2.5V (requires decoupling capacitor on VREF+/- pins)
 - MCU supply voltage (VDD)



- External reference supplied to the ADC through the VREF+/- pins
- Operates in RUN, SLEEP, and STOP modes

Table 8-7. ADC Channel Mapping

CHANNEL[0:7]	SIGNAL NAME ⁽²⁾		CHANNEL[8:15]	SIGNAL N	IAME ⁽¹⁾ (2)
CHANNEL[0.7]	ADC0	ADC1	CHANNEL[6.15]	ADC0	ADC1
0	A0_0	A1_0 / DAC_OUT ⁽⁴⁾	8	A1_7 ⁽³⁾	A0_7 ⁽³⁾
1	A0_1	A1_1	9	-	-
2	A0_2	A1_2	10	-	-
3	A0_3	A1_3	11	Temperature Sensor	-
4	A0_4	A1_4	12	A0_12	Temperature Sensor
5	A0_5	A1_5	13	OPA0 output	OPA1 output
6	A0_6	A1_6	14	GPAMP output	GPAMP output
7	A0_7	A1_7	15	Supply/Battery Monitor	Supply/Battery Monitor

- (1) Italicized signal names are purely internal to the SoC. These signals are used for internal peripheral interconnections.
- 2) For more information about device analog connections please refer to Section 8.30
- (3) Note that each channel 8 of each ADC can be sampled by the opposite ADC.
- (4) When DAC_OUT is used, A1_0 cannot be used to sample external signals. Avoid using external circuitry on the PA15 pin when using DAC_OUT.

For more details, see the ADC chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.13 Temperature Sensor

The temperature sensor provides a voltage output that changes linearly with device temperature. The temperature sensor output is internally connected to one of ADC input channels to enable a temperature-to-digital conversion.

A unit-specific single-point calibration value for the temperature sensor is provided in the factory constants memory region. This calibration value represents the ADC conversion result (in ADC code format) corresponding to the temperature sensor being measured in 12-bit mode with the 1.4-V internal VREF at the factory trim temperature (TS_{TRIM}). The ADC and VREF configuration for the above measurement is as the following: RES=0 (12-bit mode), VRSEL=2h (internal VREF), BUFCONFIG=1h (1.4V VREF), ADC t_{Sample}=12.5µs. This calibration value can be used with the temperature sensor temperature coefficient (TS_c) to estimate the device temperature. See the temperature sensor section of the *MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual* for guidance on estimating the device temperature with the factory trim value.

8.14 **VREF**

The shared voltage reference module (VREF) in these devices contain a configurable voltage reference buffer which allows users to supply a stable reference to on-board analog peripherals. It also supports bringing in an external reference for applications where higher accuracy is required.

VREF features include:

- 1.4V and 2.5V user-selectable internal references
- · Internal reference supports full speed ADC operation
- Support for bringing in an external reference on VREF+/- device pins
- Requires a decoupling capacitor placed on VREF+/- pins for proper operation. See VREF specification section for more details

For more details, see the VREF chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.15 COMP

The comparator peripheral in the device compares the voltage levels on two inputs terminals and provides a digital output based on this comparison. It supports the following key features:



- Programmable hysteresis
- · Programmable reference voltage:
 - External reference voltage (VREF IO)
 - Internal reference voltage (1.4V, 2.5V)
 - Integrated 8-bit reference DAC, the output can also connect to OPA input terminal internally as an output buffer.
- · Configurable operation modes:
 - High speed mode
 - Lower power mode
- Programmable output glitch filter delay
- Supports 6 blanking sources . Please refer to CTL2 register in comparator section of TRM
- Support output wake up device from all low power modes
- Output connected to advanced timer fault handling mechanism
- The IPSEL and IMSEL bits in comparator registers can be used to select the comparator channel inputs from device pins or from internal analog modules.

Table 8-8. COMP Blanking Source Table

	•
CTL2.BLANKSRC VALUE	BLANKING SOURCE
1	TIMA0.CC2
2	TIMA0.CC3
3	TIMA1.CC1
4	TIMG12.CC1
5	TIMG6.CC1
6	TIMG7.CC1

Table 8-9. COMP0 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP0_IN0+	COMP0_IN0-
0x1	COMP0_IN1+	COMP0_IN1-
0x2	COMP0_IN2+	COMP0_IN2-
0x5	DAC_OUT / COMP0_IN3+(1)	-
0x6	OPA1 output	OPA0 output
0x7	COMP1 positive terminal signal	-

Table 8-10. COMP1 Input Channel Selection

IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP1_IN0+	COMP1_IN0-
0x1	COMP1_IN1+	COMP1_IN1-
0x2	COMP1_IN2+	COMP1_IN2-
0x5	DAC_OUT / COMP1_IN3+(1)	-
0x7	COMP0 positive terminal signal	-

Table 8-11. COMP2 Input Channel Selection

	-	
IPSEL / IMSEL BITS	POSITIVE TERMINAL INPUT	NEGATIVE TERMINAL INPUT
0x0	COMP2_IN0+	COMP2_IN0-
0x1	COMP2_IN1+	COMP2_IN1-

⁽¹⁾ The connection to COMP0/1_IN3+ and DAC_OUT connects using the PA15 pin. When connecting DAC_OUT to COMP0/1_IN3+, avoid using external circuitry on the PA15 pin.

For more information about device analog connections, see Section 8.30.

For more details, see the COMP chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.



8.16 DAC

The 12-bit buffered digital-to-analog converter (DAC) in these devices converts a digital input value into an analog voltage to a buffered output channel and it supports the following key features:

- Up to 1-Msps output sampling rate
- 8-bit or 12-bit voltage-output resolution
- · Self-calibration option for offset error correction
- Straight binary or twos-complement data format
- Integrated sample time generator for generation of predefined sampling rates
- Integrated FIFO and support DMA operation
- One hardware trigger from event fabric for conversion
- · Programmable voltage reference options:
 - Supply voltage (VDD)
 - External reference voltage (VREF IO)
 - Internal reference voltage (1.4V, 2.5V)

For more information about device analog connections, see Section 8.30.

For more details, see the DAC chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.17 OPA

The zero-drift op amps (OPAs) in these devices, OPA0 and OPA1, are chopper stabilized operational amplifiers with rail-to-rail input/output and a programmable gain stage feedback loop.

The OPA peripherals support the following key features:

- · Software-selectable zero-drift chopper stabilization for improved accuracy and drift performance
- Factory trimming to remove offset error
- Burnout current source (BCS) integrated to monitor sensor health
- Programmable gain amplifier (PGA) up to 32x

The OPA features configurable input muxes P-MUX, N-MUX, and M-MUX to support various analog signal chain amplifier configurations that include general purpose, inverting, noninverting, unity gain, cascade, noninverting cascade, difference, and more. The following tables list the input channel mapping for each OPA.

Table 8-12. OPA0 Input Channel Mapping

PSEL	P-MUX INPUTS	NSEL	N-MUX INPUTS	MSEL	M-MUX INPUTS
0x0	Open	0x0	Open	0x0	Open
0x1	OPA0_IN0+	0x1	OPA0_IN0-	0x1	OPA0_IN1-
0x2	OPA0_IN1+	0x2	OPA0_IN1-	0x2	GND
0x3	DAC_OUT / OPA0_IN2+(1)	0x3	OPA1_RBOT	0x3	DAC_OUT / OPA0_IN2+(1)
0x4	DAC8.0_OUT	0x4	RTAP	0x4	OPA1_RTOP
0x5	VREF	0x5	RTOP		
0x6	OPA1_RTOP				
0x7	GPAMP Output				

Table 8-13. OPA1 Input Channel Mapping

PSEL	P-MUX INPUTS	NSEL	N-MUX INPUTS	MSEL	M-MUX INPUTS
0x0	Open	0x0	Open	0x0	Open
0x1	OPA1_IN0+	0x1	OPA1_IN0-	0x1	OPA1_IN1-
0x2	OPA1_IN1+	0x2	OPA1_IN1-	0x2	GND
0x3	DAC_OUT / OPA1_IN2+(1)	0x3	OPA0_RBOT	0x3	DAC_OUT / OPA1_IN2+(1)
0x4	DAC8.1_OUT	0x4	RTAP	0x4	OPA0_RTOP
0x5	VREF	0x5	RTOP		
0x6	OPA0_RTOP				



Table 8-13. OPA1 Input Channel Mapping (continued)

PSEL	P-MUX INPUTS	NSEL	N-MUX INPUTS	MSEL	M-MUX INPUTS
0x7	GPAMP Output				

(1) The connection to OPA and DAC_OUT connects using the PA15 pin. When connecting DAC_OUT to OPA, avoid using external circuitry on the PA15 pin.

For more information about device analog connections, see Section 8.30

For more details, see the OPA chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

8.18 GPAMP

The general-purpose amplifier (GPAMP) peripheral is a chopper-stabilized general-purpose operational amplifier with rail-to-rail input and output.

The GPAMP supports the following features:

- Software selectable chopper stabilization
- Rail-to-rail input and output
- Programmable internal unity gain feedback loop

For more details, see the ADC chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.19 TRNG

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a FIPS-140-2 compliant system. Key features of the TRNG include:

- · Generation of 32-bit random numbers
- A new 32-bit number may be generated every 32 * 4 = 128 TRNG clock cycles
- · Built-in health tests
- · Available in RUN and SLEEP modes

For more details, see the TRNG chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.20 AES

The advanced encryption standard (AES) accelerator offloads AES (FIPS PUB 197) encryption and decryption operations from the CPU. Key features include:

- Support for 128-bit and 256-bit encryption keys
- · On-the-fly key expansion
- Offline key generation for decryption
- · Shadow register for storing the initial key for all key lengths
- DMA support for ECB, CBC, OFB, and CFB cipher modes
- AES ready interrupt generation
- Available in RUN and SLEEP modes

For more details, see the AES chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.21 CRC

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of the CRC module include:

- Support for 16-bit CRC based on CRC16-CCITT
- Support for 32-bit CRC based on CRC32-ISO3309
- Support for bit reversal



For more details, see the CRC chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.22 MATHACL

The math accelerator (MATHACL) is a collection of hardware accelerated 32-bit math functions to improve system computational throughput. The MATHACL offloads mathematical calculations performed by the CPU to improve efficiency and CoreMark performance.

The following hardware functions are available in the MATHACL:

- Sine/Cosine (SINCOS)
- Arc tangent (ATAN2)
- Square root (SQRT)
- Division (DIV)
- Multiply with 32-bit result (MPY32)
- Square with 32-bit result (SQUARE32)
- Multiply with 64-bit result (MPY64)
- Square with 64-bit result (SQUARE64)
- Multiply-accumulate (MAC)
- Square-accumulate (SAC)

For more details, see the MATHACL chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.23 **UART**

The UART peripherals (UART0, UART1, UART2, and UART3) provide the following key features:

- · Standard asynchronous communication bits for start, stop, and parity
- · Fully programmable serial interface
 - 5, 6, 7 or 8 data bits
 - Even, odd, stick, or no-parity bit generation and detection
 - 1 or 2 stop bit generation
 - Line-break detection
 - Glitch filter on the input signals
 - Programmable baud rate generation with oversampling by 16, 8 or 3
 - Local Interconnect Network (LIN) mode support
- Separated transmit and receive FIFOs support DAM data transfer
- Support transmit and receive loopback mode operation
- See Table 8-14 for detail information on supported protocols

Table 8-14. UART Features

UART Features	UART0 (Extend)	UART1 and 2 (Main)	UART3 (Main)
Active in Stop and Standby Mode	Yes	Yes	-
Separate transmit and receive FIFOs	Yes	Yes	Yes
Support hardware flow control	Yes	Yes	Yes
Support 9-bit configuration	Yes	Yes	Yes
Support LIN mode	Yes	-	-
Support DALI	Yes	-	-
Support IrDA	Yes	-	-
Support ISO7816 Smart Card	Yes	-	-
Support Manchester coding	Yes	-	-

For more details, see the UART chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.



8.24 I2C

The inter-integrated circuit interface (I²C) peripherals in these devices provide bidirectional data transfer with other I2C devices on the bus and support the following key features:

- 7-bit and 10-bit addressing mode with multiple 7-bit target addresses
- Multiple-controller transmitter or receiver mode
- Target receiver or transmitter mode with configurable clock stretching
- · Support Standard-mode (Sm), with a bit rate up to 100 kbit/s
- Support Fast-mode (Fm), with a bit rate up to 400 kbit/s
- Support Fast-mode Plus (Fm+), with a bit rate up to 1 Mbit/s
 - Supported on open drain IOs (ODIO) and high-drive (HDIO) IOs only
- Separated transmit and receive FIFOs support DMA data transfer
- Support SMBus 3.0 with PEC, ARP, timeout detection and host support
- · Wakeup from low power mode on address match
- Support analog and digital glitch filter for input signal glitch suppression
- · 8-entry transmit and receive FIFOs

For more details, see the I2C chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.25 SPI

The serial peripheral interface (SPI) peripherals in these devices support the following key features:

- Support ULPCLK/2 bit rate and up to 32Mbits/s in both controller and peripheral mode ¹
- · Configurable as a controller or a peripheral
- · Configurable chip select for both controller and peripheral
- · Programmable clock prescaler and bit rate
- Programmable data frame size from 4 bits to 16 bits (controller mode) and 7 bits to 16 bit (peripheral mode)
- Supports PACKEN feature that allows the packing of 2 16 bit FIFO entries into a 32-bit value to improve CPU performance
- Transmit and receive FIFOs (4 entries each with 16 bits per entry) supporting DMA data transfer
- Supports TI mode, Motorola mode and National Microwire format

For more details, see the SPI chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.26 CAN-FD

The controller area network (CAN) controller enables communication with a CAN2.0A, CAN2.0B, or CAN-FD bus and is compliant to ISO 11898-1:2015 standard supporting upto 5Mbit/s bit rate. Key features of the CAN-FD peripheral include:

- Full support for 64-byte CAN-FD frames
- Dedicated 1kB message SRAM with ECC
- Configurable transmit FIFO, transmit queue and event FIFO (up to 32 elements)
- Up to 32 dedicated transmit buffers and 64 dedicated receive buffers
- Two configurable receive FIFOs (up to 64 elements each)
- · Up to 128 filter elements
- Two interrupt lines
- Power-down and wake-up support
- Timestamp counter

For more details, see the CAN-FD chapter of the *MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual*.

¹ Only SPI signals on HSIO pins support data rate > 16 Mbits/s; see the Pin Diagrams section for HSIO pins.



8.27 WWDT

The windowed watchdog timer (WWDT) can be used to supervise the operation of the device, specifically code execution. The WWDT can be used to generate a reset or an interrupt if the application software does not successfully reset the watchdog within a specified window of time. Key features of the WWDT include:

- 25-bit counter
- · Programmable clock divider
- Eight software selectable watchdog timer periods
- · Eight software selectable window sizes
- Support for stopping the WWDT automatically when entering a sleep mode
- Interval timer mode for applications which do not require watchdog functionality

For more details, see the WWDT chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

8.28 RTC

The real-time clock (RTC) operates off of a 32kHz input clock source (typically a low frequency crystal) and provides a time base to the application with multiple options for interrupts to the CPU. Key features of the RTC include:

- · Counters for seconds, minutes, hours, day of the week, day of the month, month, and year
- · Binary or BCD format
- Leap-year handling
- One customizable alarm interrupt based on minute, hour, day of the week, and day of the month
- · Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon
- Interval alarm interrupt providing periodic wake-up at 4096, 2048, 1024, 512, 256, or 128 Hz
- Interval alarm interrupt providing periodic wake-up at 64, 32, 16, 8, 4, 2, 1, and 0.5 Hz
- Calibration for crystal offset error (up to +/- 240ppm)
- Compensation for temperature drift (up to +/- 240ppm)
- RTC clock output to pin for calibration

For more details, see the RTC chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.29 Timers (TIMx)

The timer peripherals in these devices support the following key features, for specific configuration see Table 8-15:

Specific features for the general-purpose timer (TIMGx) include:

- · 16-bit up, down, up-down or down-up counter, with repeat-reload mode
- 32-bit up, down, up-down or down-up counter, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- · Two independent channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- CC register available in TIMG7 and TIMG12
- Shadow register for load available in TIMG7
- Support quadrature encoder interface (QEI) for positioning and movement sensing available in TIMG8
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt/DMA trigger generation and cross peripherals (such as ADC) trigger capability
- · Cross trigger event logic for Hall sensor inputs

Specific features for the advanced timer (TIMAx) include:



- 16-bit down or up-down counter, with repeat-reload mode
- · Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- Repeat counter to generate an interrupt or event only after a given number of cycles of the counter
- Up to four independent channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- Shadow register for load and CC register available in both TIMA0 and TIMA1
- Complementary output PWM
- Asymmetric PWM with programmable dead band insertion
- Fault handling mechanism to ensure the output signals in a safe user-defined state when a fault condition is encountered
- Support synchronization and cross trigger among different TIMx instances in the same power domain
- Support interrupt and DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Two additional capture/compare channels for internal events

Table 8-15. TIMx Configurations

TIMER NAME	POWER DOMAIN	RESOLUTION	PRESCALE R	REPEAT COUNTER	CAPTURE / COMPARE CHANNELS	PHASE LOAD	SHADOW LOAD	SHADOW	DEADBAND	FAULT	QEI
TIMG0	PD0	16-bit	8-bit	_	2	_	_	_	-	_	-
TIMG6	PD1	16-bit	8-bit	_	2	-	_	-	-	_	-
TIMG7	PD1	16-bit	8-bit	_	2	_	Yes	Yes	-	_	-
TIMG8	PD0	16-bit	8-bit	-	2	_	_	_	-	_	Yes
TIMG12	PD1	32-bit	-	_	2	-	_	Yes	-	_	-
TIMA0	PD1	16-bit	8-bit	8-bit	4	Yes	Yes	Yes	Yes	Yes	-
TIMA1	PD1	16-bit	8-bit	8-bit	2	Yes	Yes	Yes	Yes	Yes	-

Table 8-16. TIMx Cross Trigger Map (PD1)

TSEL.ETSEL Selection	TIMA0	TIMA1	TIMG6	TIMG7	TIMG12		
0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0	TIMA0.TRIG0		
1	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0	TIMA1.TRIG0		
2	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0	TIMG6.TRIG0		
3	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0	TIMG7.TRIG0		
4	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0	TIMG12.TRIG0		
5	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0	TIMG8.TRIG0		
6 to 15		Reserved					
16	Event Subscriber Port 0						
17	Event Subscriber Port 1						
18-31			Reserved				

Table 8-17. TIMx Cross Trigger Map (PD0)

		,		
TSEL.ETSEL Selection	TIMG0	TIMG8		
0	TIMG0.TRIG0	TIMG0.TRIG0		
1	TIMG8.TRIG0	TIMG8.TRIG0		
2 to 15	Reserved			
16	Event Subscriber Port 0			
17	Event Subscriber Port 1			
18-31	Rese	Reserved		

For more details, see the TIMx chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.



8.30 Device Analog Connections

Figure 8-1 shows the internal analog connection of the device.




Figure 8-1. Device Analog Connection

Note

Enabling DAC_OUT connects to PA15 therefore it is not recommended to have any external signal on PA15 when using DAC_OUT.



8.31 Input/Output Diagrams

The IOMUX manages the selection of which peripheral function is to be used on a digital IO. It also provides the controls for the output driver, input path, and the wake-up logic for wakeup from SHUTDOWN mode. For more information, refer to the IOMUX section of the *MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual*.

The mixed-signal IO pin slice diagram for a full featured IO pin is shown in Figure 8-2. Not all pins will have analog functions, wake-up logic, drive strength control, and pullup or pulldown resistors available. See the device-specific data sheet for detailed information on what features are supported for a specific pin.




Figure 8-2. Superset Input/Output Diagram



8.32 Serial Wire Debug Interface

A serial wire debug (SWD) two-wire interface is provided via an ARM compatible serial wire debug port (SW-DP) to enable access to multiple debug functions within the device. For a complete description of the debug functionality offered on MSPM0 devices, see the debug chapter of the technical reference manual.

Table 8-18. Serial Wire Debug Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SWD FUNCTION
SWCLK	Input	Serial wire clock from debug probe
SWDIO	Input/Output	Bi-directional (shared) serial wire data

8.33 Boot Strap Loader (BSL)

The boot strap loader (BSL) enables configuration of the device as well as programming of the device memory through a UART or I2C serial interface. Access to the device memory and configuration through the BSL is protected by a 256-bit user-defined password, and it is possible to completely disable the BSL in the device configuration, if desired. The BSL is enabled by default from TI to support use of the BSL for production programming.

A minimum of two pins are required to use the BSL: the BSLRX and BSLTX signals (for UART), or the BSLSCL and BSLSDA signals (for I²C). Additionally, one or two additional pins (BSL_invoke and NRST) may be used for controlled invokation of the bootloader by an external host.

If enabled, the BSL may be invoked (started) in the following ways:

- The BSL is invoked during the boot process if the BSL_invoke pin state matches the defined BSL_invoke logic level. If the device fast boot mode is enabled, this invocation check is skipped. An external host can force the device into the BSL by asserting the invoke condition and applying a reset pulse to the NRST pin to trigger a BOOTRST, after which the device will verify the invoke condition during the reboot process and start the BSL if the invoke condition matches the expected logic level.
- The BSL is automatically invoked during the boot process if the reset vector and stack pointer are left unprogrammed. As a result, a blank device from TI will invoke the BSL during the boot process without any need to provide a hardware invoke condition on the BSL_invoke pin. This enables production programming using just the serial interface signals.
- The BSL may be invoked at runtime from application software by issuing a SYSRST with BSL entry command.

Table 8-19. BSL Pin Requirements and Functions

DEVICE SIGNAL	CONNECTION	BSL FUNCTION		
BSLRX	Required for UART	UART receive signal (RXD), an input		
BSLTX	TX Required for UART UART transmit signal (TXD) an output			
BSLSCL	Required for I2C	I ² C BSL clock signal (SCL)		
BSLSDA	Required for I2C	I ² C BSL data signal (SDA)		
BSL_invoke	Optional	Active-high digital input used to start the BSL during boot		
NRST	Optional	Active-low reset pin used to trigger a reset and subsequent check of the invoke signal (BSL_invoke)		

For a complete description of the BSL functionality and command set, see the MSPM0 boot strap loader user's guide.

8.34 Device Factory Constants

All devices include a memory-mapped FACTORY region which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Please refer to Factory Constants chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual for more information.



Table 8-20. DEVICEID

DEVICEID address is 0x41C4.0004, PARTNUM is bit 12 to 27, MANUFACTURER is bit 1 to 11.

Device	PARTNUM	MANUFACTURER
MSPM0G3505	0xBB88	0x17
MSPM0G3506	0xBB88	0x17
MSPM0G3507	0xBB88	0x17

Table 8-21, USERID

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

Device	PART	VARIANT Device		PART	VARIANT
MSPM0G3507SPMR	0xAE2D	0xC7	MSPM0G3506SRHBR	0x151F	0xB5
MSPM0G3507SRGZR	0xAE2D	0xF7	MSPM0G3506SDGS28R	0x151F	0x8
MSPM0G3507SPTR	0xAE2D	0x3F	MSPM0G3505SPMR	0xC504	0x1D
MSPM0G3507SRHBR	0xAE2D	0x4C	MSPM0G3505SRGZR	0xC504	0xC7
MSPM0G3507SDGS28R	0xAE2D	0xCA	MSPM0G3505SPTR	0xC504	0x93
MSPM0G3506SPMR	0x151F	0xD4	MSPM0G3505SRHBR	0xC504	0xE7
MSPM0G3506SRGZR	0x151F	0xFE	MSPM0G3505SDGS28R	0xC504	0x8E
MSPM0G3506SPTR	0x151F	0x39	MSPM0G3505TDGS28R	0xC504	0xDF

8.35 Identification

Revision and Device Identification

The hardware revision and device identification values are stored in the memory-mapped FACTORY region, refer to Device Factory Constants section, which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Refer to Factory Constants chapter of the MSPMO G-Series 80-MHz Microcontrollers Technical Reference Manual for more information.

The device revision and identification information are also included as part of the top-side marking on the device package. The device-specific errata sheet describes these markings (see Section 10.4)



9 Applications, Implementation, and Layout

9.1 Typical Application

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1.1 Schematic

TI recommends connecting a combination of a 10-µF and a 0.1-µF low-ESR ceramic decoupling capacitor across the VDD and VSS pins, as well as placing these capacitors as close as possible to the supply pins that they decouple (within a few millimeters) to achieve a minimal loop area. The 10-µF bulk decoupling capacitor is a recommended value for most applications, but this capacitance may be adjusted if needed based upon the PCB design and application requirements. For example, larger bulk capacitors can be used, but this can affect the supply rail ramp-up time.

The NRST reset pin must be pulled up to VDD (supply level) for the device to release from RESET state and start the boot process. TI recommends connecting an external $47-k\Omega$ pullup resistor with a 10-nF pulldown capacitor for most applications, enabling the NRST pin to be controlled by another device or a debug probe.

The SYSOSC frequency correction loop (FCL) circuit utilizes an external $100-k\Omega$ with 0.1% tolerance resistor with a temperature coefficient (TCR) of 25ppm/C or better populated between the ROSC pin and VSS. This resistor establishes a reference current to stabilize the SYSOSC frequency through a correction loop. This resistor is required if the FCL feature is used for higher accuracy, and it is not required if the SYSOSC FCL is not enabled. When the FCL mode is not used, the PA2 pin may be used as a digital input/output pin.

A 0.47-µF tank capacitor is required for the VCORE pin and must be placed close to the device with minimum distance to the device ground. Do not connect other circuits to the VCORE pin.

For the 5-V-tolerant open drain (ODIO), a pullup resistor is required to output high for I2C and UART functions, as the open drain IO only implement a low-side NMOS driver and no high-side PMOS driver. The 5V-tolerant open drain IO are fail-safe and may have a voltage present even if VDD is not supplied.




Figure 9-1. Basic Application Schematic



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Getting Started and Next Steps

For more information on the MSP low-power microcontrollers and the tools and libraries that are available to help with development, visit the Texas Instruments *Arm Cortex-M0+ MCUs* page.

10.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices and support tools. Each MSP MCU commercial family member has one of two prefixes: MSP or X. These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (MSP).

X – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP – Fully qualified production device

X devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes." MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies. Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. Tl recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 10-1 provides a legend for reading the complete device name.




Figure 10-1. Device Nomenclature

Table 10-1. Device Nomenclature

Processor Family	MSP = Mixed-signal processor X= Experimental silicon						
MCU Platform	M0 = Arm based 32-bit M0+						
Product Family	G = 80-MHz frequency						
Device Subfamily	350 = CAN-FD, 2x ADC, 2x OPA, 3x COMP						
Flash Memory	5 = 32KB 6 = 64KB 7 = 128KB						
Temperature Range	S = -40°C to 125°C						
Package Type	See the Device Comparison section and https://www.ti.com/packaging						
Distribution Format	T = Small reel R = Large reel No marking = Tube or tray						



For orderable part numbers of MSP devices in different package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.

10.3 Tools and Software

Design Kits and Evaluation Modules

MSPM0 LaunchPad (LP)

Empowers you to immediately start developing on the industry's best integrated Boards: LP-MSPM0G3507 analog and most cost-optimized general purpose MSPM0 MCU family. Exposes all device pins and functionality; includes some built-in circuitry, out-of-box software demos, and on-board XDS110 debug probe for programming/debugging/ EnergyTrace.

> The LP ecosystem includes dozens of BoosterPack stackable plug-in modules to extend functionality.

Embedded Software

MSPM0 Software Development Kit (SDK)

Contains software drivers, middleware libraries, documentation, tools, and code examples that create a familiar and easy user experience for all MSPM0 devices.

Software Development Tools

TI Developer Zone

Start your evaluation and development on a web browser without any installation.

Cloud tools also have a downloadable, offline version.

TI Resource Explorer

Online portal to TI SDKs. Accessible in CCS IDE or in TI Cloud Tools.

Intuitive GUI to configure device and peripherals, resolve system conflicts, generate configuration code, and automate pin mux settings. Accessible in CCS IDE, in TI

Cloud Tools or a standalone version. (offline version)

MSP Academy

SysConfig

Great starting point for all developers to learn about the MSPM0 MCU Platform with

training modules that span a wide range of topics. Part of TIRex.

GUI Composer

GUIs that simplify evaluation of certain MSPM0 features, such as configuring and monitoring a fully integrated analog signal chain without any code needed.

IDE & compiler toolchains

Code Composer Studio™

(CCS)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications. CCS is completely free to use and is available on

Eclipse and Theia frameworks.

IAR Embedded Workbench® IDE IAR Embedded Workbench for Arm delivers a complete development toolchain for building and debugging embedded applications for MSPM0. The included IAR C/C++ Compiler generates highly optimized code for your application, and the C-SPY Debugger is a fully integrated debugger for source and disassembly level debugging with support for complex code and data breakpoint.

Keil® MDK IDE

Arm Keil MDK is a complete debugger and C/C++ compiler toolchain for building and debugging embedded applications for MSPM0. Keil MDK includes a fully integrated debugger for source and disassembly level debugging.MDK provides full CMSIS compliance.

TI Arm-Clang

TI Arm Clang is included in Code Composer Studio.

GNU Arm Embedded

Toolchain

The MSPM0 SDK supports development using the open-source Arm GNU Toolchain.Arm GCC is supported by Code Composer Studio (CCS).

76 Submit Document Feedback



10.4 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The following documents describe the MSPM0 MCUs. Copies of these documents are available on the Internet at www.ti.com.

Technical Reference Manual

MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual This manual describes the modules and peripherals of the MSPM0G family of devices. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals can differ in their exact implementation on different devices. Pin functions, internal signal connections, and operational parameters differ from device to device. See the device-specific data sheet for these details.

10.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.6 Trademarks

LaunchPad[™], Code Composer Studio[™], and TI E2E[™] are trademarks of Texas Instruments. Arm[®] and Cortex[®] are registered trademarks of Arm Limited. All trademarks are the property of their respective owners.

10.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES				
June 2023	*	Initial Public Release				



PLASTIC QUAD FLATPACK




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.




PLASTIC QUAD FLATPACK



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PLASTIC QUAD FLATPACK




- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





LOW PROFILE QUAD FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MS-026.

 4. This may also be a thermally enhanced plastic package with leads conected to the die pads.




LOW PROFILE QUAD FLATPACK



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




LOW PROFILE QUAD FLATPACK



- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020. 5. Features may differ or may not be present.




SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



www.ti.com 28-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
XMSM0G3505SRHBR	ACTIVE	VQFN	RHB	32	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XMSM0G3506SRHBR	ACTIVE	VQFN	RHB	32	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XMSM0G3507SDGS28R	ACTIVE	VSSOP	DGS	28	5000	TBD	Call TI	Call TI	-40 to 125		Samples
XMSM0G3507SPM	ACTIVE	LQFP	PM	64	1	TBD	Call TI	Call TI	-40 to 125		Samples
XMSM0G3507SPT	ACTIVE	LQFP	PT	48		TBD	Call TI	Call TI	-40 to 125		Samples
XMSM0G3507SRGZR	ACTIVE	VQFN	RGZ	48	1	TBD	Call TI	Call TI	-40 to 125		Samples
XMSM0G3507SRHBR	ACTIVE	VQFN	RHB	32	1	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 28-Jun-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated