RISC vs. DSP: Memory Hierarchy

• RISC

• DSP

Registers

Outof

order

I/DCache

Physical

memory

TLB

Registers

DMA Controller

I Cache

Internal

memories

External

memories

TLB: Translation Lookaside Buffer

DMA: Direct Memory Access

Previous slide

Next slide

Back to first slide

View graphic version