Pipelining
CPU operations
- Fetch instruction from memory (DSP program memory)
- Decode instruction
- Execute instruction including reading data values
Overlap operations to increase performance
- Pipeline CPU operations to increase clock speed over a sequential implementation
- Separate parallel functional units
- Peripheral interfaces for I/O do not burden CPU