IMAGE PROCESSING ON THE TMS320C6X VLIW DSP

Prof. Brian L. Evans

in collaboration withNiranjan Damera-Venkata andMagesh Valliappan

Embedded Signal Processing LaboratoryThe University of Texas at AustinAustin, TX 78712-1084

http://signal.ece.utexas.edu/

Accumulator architecture

Load-store architecture

Memory-register architecture

Next slide

Back to first slide

View graphic version