IMAGE PROCESSINGON THE TMS320C8XMULTIPROCESSOR DSP

Niranjan Damera-Venkata

in collaboration withProf. Brian L. Evans

Embedded Signal Processing LaboratoryThe University of Texas at AustinAustin, TX 78712-1084

http://signal.ece.utexas.edu/

Accumulator architecture

Load-store architecture

Memory-register architecture

Next slide

Back to first slide

View graphic version