Parallel Processors

• Conditional operations

  • Conditional assignment of data unit results
  • Conditional source selection

• Two address units

• 3 hardware loop counters (zero-overhead looping)

• Instruction cache

• Algebraic assembly language

Previous slide

Next slide

Back to first slide

View graphic version